	Hall Ticket No								Question Pap	per Code: ACS004
	IN	STIT	UTE (NAU tonor			L ENGINEERIN	IG
Four Year B.Tech III Semester End Examinations (Regular) - November, 2018 Regulation: IARE – R16 COMPUTER ORGANIZATION AND ARCHITECTURE										
								Max Marks: 70		
		All part	\mathbf{A}	ll Quest	tions on m	Carr ust b	y Eq e ans	ιual	each Unit Marks red in one place only	У
	() =			_		NIT		_		f1
1.	() 1									[7M]
	(b) Show the internal linear organization of an 8X2 ROM chip and explain it. [7]									
2.	 (a) Show the code to perform the computation X = A + (B * C) + D using microprocessors that us the following instruction formats. Do not modify the values of A,B,C and D. If necessary us temporary location T to store intermediate results. [7M] i. Three- operand instructions ii. Two-operand instructions iii. One- operand instructions iv. Zero-operand instructions 									
	(b) Discuss about the addressing modes in assembly language in detail.									[7M]
					1	UNII	$\Gamma - \mathbf{I}$	I		
3.	(a) Explain i. i. R2 ii. M[A]	\leftarrow	about R_{-}^{\prime} $M[AR_{-}^{\prime}]$	_	pecify	a me	mory	for	the memory operation i	in each case. [7M]

iii. R5M[R5]

- (b) Describe Register transfer and list out the basic symbols for Register transfers. [7M]
- 4. (a) Define the micro instruction format with suitable example. [7M]
 - [7M](b) Demonstrate the micro programmed control organization.

UNIT - III

- (a) Describe the instruction formats with neat sketch and Explain different fields of an instruction format. [7M]
 - (b) Describe an instruction cycle and its various phases with a flow chart. [7M]

- 6. (a) Draw flowchart and explain addition and subtraction of floating point numbers in detail. [7M]
 - (b) Illustrate BCD adder which contains two four bit binary adders with the block diagram. [7M]

UNIT - IV

- 7. (a) Explain Direct Memory Access Controller functionality with the block diagram. [7M]
 - (b) A block of data is to be transferred between I/O device and processor, explain how this can be accomplished using DMA operation? [7M]
- 8. (a) Show how virtual address mapped with memory hierarchy with a neat sketch. [7M]
 - (b) Explain modes of transfer for transferring information from CPU to other devices. [7M]

$\mathbf{UNIT} - \mathbf{V}$

- 9. (a) How speed up happens when instructions executed through pipelining? Prove it. [7M]
 - (b) Explain pipeline processing in instruction stream with an example. [7M]
- 10. (a) Explain in detail about cross bar switching inter connection of multi processor system. [7M]
 - (b) Discuss semaphore in interprocess communication in proper functionality of multiprocessor system. [7M]

