	Hall Ticket No	DF AERONAUTICAL (Autonomous)	Question Paper Code: AECB07
	Four Year B.Tech III S	Semester End Examinations(R Regulation: IARE – R1	egular) - November, 2019 8
	D	DIGITAL SYSTEM DESI	GN
Tin	Time: 3 Hours (ECE)		Max Marks: 70
	Answ Al All parts of the	ver ONE Question from ea ll Questions Carry Equal M question must be answered	ch Unit Iarks 1 in one place only
		$\mathbf{UNIT} - \mathbf{I}$	
1.	(a) State any four Boolean Lav	ws and Demorgan's laws.	[7M]
	(b) Indicate following numbers i) $(152)_8 = ()_{10}$ ii) $(34.26)_{10} = ()_2$	s into base given	
	iii)Reproduce the given bir	[7M]	
2.	(a) Subtract the following decii) 52-17ii) 27-75	imal numbers using 8 bit 1's co	mplement method.
	(b) Minimize the given functio $F(A,B,C,D) = \sum m (0,1,2,3)$	on using K-Map method and in $3,5,7,8,9,10,12,13$).	plement in a Universal logic. [7M]
		$\mathbf{UNIT} - \mathbf{II}$	
3.	(a) Integrate 4*16 decoder by(b) Implement Full adder using	using two 3*8 decoders. g two Half adders and one OR	[7M] gate. [7M]
4.	(a) Design 8 *3 Encoder with 2(b) Implement the function	Logic gates.	[7M]
	$f(A,B,C,D) = \sum m(1,2,5,8,10)$	0,14,15) using 8:1Mux,4:1 Mux	(Multiplexer) . [7M]

$\mathbf{UNIT}-\mathbf{III}$

5.	(a) Design JK flipflop using NAND gates and explain its operation and obtain its o	characteristic
	equation.	[7M]
	(b) Design MOD-6 Asynchronous upcounter.	[7M]
6.	(a) Convert SR flip flop to JK flip flop.	[7M]
	(b) Develop ASM chart and state table for sequence detector that detects 1011.	[7M]

$\mathbf{UNIT} - \mathbf{IV}$

7.	(a) Define TTL and design NAND gate using TTL logic family.	[7M]			
	(b) Explain data flow style and behavioral style of modeling in VHDL for the expression $Y = AC$. Develop suitable VHDL code.	$\overline{A}B + $ [7M]			
8.	(a) Define CMOS logic. Draw the circuit diagram of a basic CMOS Inverter and explain its oper	ation? [7M]			
	(b) Realize the function $f(x_2, x_1, x_0) = \sum m(1,3,5,7)$ using PLA and PROM.	[7M]			
	$\mathbf{UNIT}-\mathbf{V}$				
9.	(a) Explain the different types of datatypes in VHDL.	[7M]			
	(b) Explain the VHDL code for full adder using structural level and data flow modelling.				
		[7M]			
10.	(a) What are the features of VHDL? Explain the VHDL objects.	[7M]			
	(b) Explain the VHDL code for full subtractor using structural level and dataflow modelling.				
		[7M]			