

# PPTS ON <br> ANALOG AND DIGITAL ELECTRONICS (CSE) 

II B.Tech III semester
Course code:AECB05
Ms. M.Lavanya, Assistant Professor

Institute of Aeronautical Engineering

## SYLLABUS

Module-1:DIODE AND APPLICATIONS

Module-2:BIPOLAR JUNCTION TRANSISTOR (BJT)

Module-3:NUMBER SYSTEMS

Module-4: MINIMIZATION OF BOOLEAN FUNCTIONS

Module-5:SEQUENTIAL CIRCUITS FUNDAMENTALS

## MODULE-I

## DIODE AND APPLICATIONS

Diode - Static and Dynamic resistances, Equivalent circuit, Load line analysis, Diffusion and Transition Capacitances, Diode Applications: Switch-Switching times. Rectifier - Half Wave Rectifier, Full Wave Rectifier, Bridge Rectifier, Rectifiers with Capacitive Filter
$>$ Introduces the PN junction diodes.
$>$ Analysis of diode characteristics.
$>$ Equivalent circuits and load line.
$>$ Diode behaviour as a switch.
$>$ Diodes in rectifiers.
$>$ Breakdown mechanisms- Avalanche, Zener.
$>$. Rectifiers with Capacitive Filter

Based on the electrical properties of the materials like conductivity, materials are divided into three types.
i) Conductors
ii) Semiconductors
iii) Insulators


Energy band diagrams for insulator, semiconductor and conductor

What do you mean by diode?

A PN junctionis a deviceformed by joining p-type with n-
type semiconductors and separated by a thin junction is called
PN Junction

## PN JUNCTION DIODE


(a)

$>$ The depletion layer contains no free and mobile charge carriers but only
fixed and immobile ions.
> Its width depends upon the doping level..
> Heavily doped........thin depletion layer
> lightly doped........thick depletion layer

Forward bias mode : positive terminal connected to pregion and negative terminal connected to n region.

Reverse bias mode:negative terminal connected to $p$ region and positive terminal connected to $n$ region

$>$ It forcesthe majority charge carriers to
move across the junction decreasing the width of the depletion layer.


Reverse bias

attracted towards the battery, hence depletion layer width increases.

## V-I CHARACTERISTICS OF PN JUNCTION DIODE



V-I characteristics of PN junction diode

## STATIC OR DC RESISTANCE

> The resistance of a diode at a particular operating point is called the dc or static resistance diode.
> The resistance of the diode at the operating point can be found simply by finding the corresponding levels of $\mathrm{V}_{D}$ and $\mathrm{I}_{D}$.

- It can be determined using equation

$$
R_{D}=V_{D} / I_{D}
$$

> The lower current through a diode the higher the dc resistance level

## STATIC OR DC RESISTANCE



Fig: Static resistance curve

## DYNAMIC OR AC RESISTANCE

$>$ Static resistance is using dc input. If the input is sinusoidal the scenario will change.
> The ac resistance is
determinedby straight
line drawn betweenthe two intersections of the maximum and minimum values of input voltage.


Fig: Dynamic resistance curve

## PN JUNCTION DIODE CHARACTERISTICS



## DIODE EQUIVALENT CIRCUIT

When a diode is F.B, we can use the approximate model for the on state


## PN DIODE- LOAD LINE ANALYSIS



A load line is a line drawn on the characteristic curve, a graph of the current vs. voltage in a nonlinear device like a diode.
$>$ The curve shows the diode response (I vs $\mathrm{V}_{\mathrm{D}}$ ) while the straight line shows
the behavior of the linear part of the circuit:

$$
\mathrm{I}=\left(\mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{\mathrm{D}}\right) / \mathrm{R} .
$$

$>$ The point of intersection gives the actual current and voltage.

## JUNCTION CAPACITANCE

In a p-n junction diode, two types of capacitance take place. They are,

- Transition capacitance ( $\mathrm{C}_{\mathrm{T}}$ )
- Diffusion capacitance ( $C_{D}$ )

Transition Capacitance $\mathrm{C}_{\mathrm{T}}$
The amount of capacitance changed with increase in voltage is called transition capacitance. The transition capacitance is also known as depletion region capacitance, junction capacitance or barrier capacitance.

## TRANSITION CAPACITANCE $\mathrm{C}_{\mathrm{T}}$

The change of capacitance at the depletion region can be defined as the
change in electric charge per change in voltage.

$$
C_{T}=d Q / d V
$$

Where,
$\mathrm{C}_{\mathrm{T}}=$ Transition capacitance
$\mathrm{dQ}=$ Change in electric charge
$\mathrm{dV}=$ Change in voltage

## DIFFUSION CAPACITANCE (CD)

Diffusion capacitance occurs in a forward biased p-n junction diode. Diffusion capacitance is also sometimes referred as storage capacitance. It is denoted as $C_{D}$.

The formula for diffusion capacitance is

$$
C_{D}=d Q / d V
$$

## DIODE APPLICATIONS

common applications of diodes are
$>$ Switches
$>$ Rectifiers
>Clipper Circuits
>Clamping Circuits
$>$ Reverse Current Protection Circuits
$>$ In Logic Gates
$>$ Voltage Multipliers

## RECTIFIER

$>$ A circuit that converts ac voltage of main supply into pulsating dc voltage
using one or more PN junction diodes is called rectifier.
> Half Wave Rectifier
> Full Wave Rectifier
$>$ Bridge Rectifier

## Half Wave Rectifier

$>$ The process of removing one-half the input signal to establish a dc level is called half-wave rectification.
$>$ In Half wave rectification, the rectifier conducts current during positive
$>$ half cycle of input ac signal only.
$>$ Negative half cycle is suppressed.

## Half Wave Rectifier



## HALF WAVE RECTIFIER

## Average DC load Current ( $\mathrm{I}_{\mathrm{DC}}$ ):

Mathematically, current waveform can be described as,

$$
\begin{array}{ll}
i_{L}=I_{m} \sin \omega t & \text { for } 0 \leq \omega t \leq \pi \\
i_{L}=0 & \text { for } \pi \leq \omega t \leq 2 \pi
\end{array}
$$

$\mathrm{I}_{\mathrm{m}}=$ peak value of load current
$I_{D C}=\frac{1}{2 \pi} \int_{0}^{2 \pi} i_{L} d(\omega t)=\frac{1}{2 \pi} \int_{0}^{2 \pi} I_{m} \sin (\omega t) d(\omega t)$

$$
\mathrm{I}_{\mathrm{DC}}=\frac{\mathrm{I}_{\mathrm{m}}}{\pi}=\text { average value }
$$


(a) Equivalent circuit
where $R_{s}=$ resistance of secondary winding of transformer. If $R_{s}$ is not given it should be neglected while calculating $\mathrm{I}_{\mathrm{m}}$.

## HALF WAVE RECTIFIER

## Average DC voltage (Edc):

$$
\begin{aligned}
\mathrm{E}_{\mathrm{DC}} & =\mathrm{I}_{\mathrm{DC}} \mathrm{R}_{\mathrm{L}} \\
\mathrm{E}_{\mathrm{DC}} & =\frac{\mathrm{I}_{\mathrm{m}}}{\pi} R_{\mathrm{L}} \\
& =\frac{E_{\mathrm{sm}}}{\left(\mathrm{R}_{\mathrm{f}}+\mathrm{R}_{\mathrm{L}}+\mathrm{R}_{\mathrm{s}}\right) \pi} \mathrm{R}_{\mathrm{L}}
\end{aligned}
$$


(a) Equivalent circuit

But as $R_{f}$ and $R_{s}$ are small compared to $R_{\mathrm{L}},\left(\mathrm{R}_{\mathrm{f}}+\mathrm{R}_{\mathrm{s}}\right) / \mathrm{R}_{\mathrm{L}}$ is negligibly small compared to 1 . So neglecting it we get,

$$
\mathrm{E}_{\mathrm{DC}} \approx \frac{\mathrm{E}_{\mathrm{sm}}}{\pi}
$$

## HALF WAVE RECTIFIER

RMS Load Current (Irms):

$$
\mathrm{I}_{\mathrm{RMS}}=\sqrt{\frac{1}{2 \pi} \int_{0}^{\pi}\left(\mathrm{I}_{\mathrm{m}} \sin \omega \mathrm{t}\right)^{2} \mathrm{~d}(\omega \mathrm{t})} \quad \rightarrow \quad \mathrm{I}_{\mathrm{RMS}}=\frac{\mathrm{I}_{\mathrm{m}}}{2}
$$

## RMS Load Voltage (Erms):

$$
E_{\mathrm{L}(\mathrm{RMS})}=\frac{\mathrm{E}_{\mathrm{sm}}}{2}
$$

## Peak Inverse Voltage (PIV):


PIV = Em

Diode must be selected based on the PIV rating and the circuit specification.

## HALF WAVE RECTIFIER

## DC Power Delivered to the load:

$$
\mathrm{PDC}=\mathrm{E}_{\mathrm{DC}} \mathrm{I}_{\mathrm{DC}}=\mathrm{I}_{\mathrm{DC}}^{2} \mathrm{R}_{\mathrm{L}}
$$

$$
\begin{aligned}
\text { D.C. Power output } & =\mathrm{I}_{\mathrm{DC}}^{2} \mathrm{R}_{\mathrm{L}}=\left[\frac{\mathrm{I}_{\mathrm{m}}}{\pi}\right]^{2} \mathrm{R}_{\mathrm{L}}=\frac{\mathrm{I}_{\mathrm{m}}^{2}}{\pi^{2}} \mathrm{R}_{\mathrm{L}} \\
\mathrm{PDC} & =\frac{\mathrm{I}_{\mathrm{m}}^{2}}{\pi^{2}} \mathrm{R}_{\mathrm{L}}
\end{aligned}
$$

## HALF WAVE RECTIFIER

## AC input power from transformer secondary:

The power input taken from the secondary of transformer is the power supplied to three resistances namely load resistance $\mathrm{R}_{\mathrm{l}}$, the diode resistance $\mathrm{R}_{\mathrm{f}}$ and winding resistance $\mathrm{R}_{\mathrm{s} \text {. }}$ The a.c. power is given by,

$$
P_{A C}=I_{R M S}^{2}\left[R_{L}+R_{f}+R_{s}\right]
$$

$I_{\text {RMS }}=\frac{I_{m}}{2} \quad$ for half wave,

$$
P_{A C}=\frac{I_{m}^{2}}{4}\left[R_{L}+R_{f}+R_{s}\right]
$$


(a) Equivalent circuit

## HALF WAVE RECTIFIER

## Rectifier Efficiency(n):

$$
\begin{aligned}
& \eta=\frac{\text { D.C. output power }}{A \cdot C . \text { input power }}=\frac{P_{D C}}{P_{A C}} \\
& \eta=\frac{\frac{1_{m}^{2}}{\pi^{2}} R_{L}}{\frac{1_{m}^{2}}{4}\left[R_{f}+R_{L}+R_{s}\right]}=\frac{\left(4 / \pi^{2}\right) R_{L}}{\left(R_{f}+R_{L}+R_{s}\right)} \quad ; \eta=40.6 \% \\
& \text { Unuer vest }
\end{aligned}
$$ converted into dc power.

The rest remains as the ac power in the load

## HALF WAVE RECTIFIER

## Ripple Factor:

Ripple factor $\gamma=\frac{\text { R.M.S. value of a.c. component of output }}{\text { Average or d.c. component of output }}$

$$
\text { (or) } \quad \text { Ripple factor }=\frac{\mathrm{I}_{\mathrm{Ic}}}{\mathrm{I}_{\mathrm{DC}}}
$$

$$
\gamma=\sqrt{\left(\frac{I_{\mathrm{RMS}}}{I_{\mathrm{DC}}}\right)^{2}-1}
$$

$$
\gamma=\sqrt{\left[\frac{\left(\frac{I_{\mathrm{m}}}{2}\right)}{\left(\frac{I_{\mathrm{m}}}{\pi}\right)}\right]^{2}-1}=\sqrt{\frac{\pi^{2}}{4}-1}=\sqrt{1.4674}
$$

$$
\gamma=1.211
$$

This indicates that the ripple content in the output are 1.211 times the dc component.
i.e. $121.1 \%$ of dc component.

## HALF WAVE RECTIFIER

## Disadvantage of HWR:

$>$ The ripple factor of half wave rectifier is 1.21 , which is quite high.
$>$ The output contains lot of ripples
$\Rightarrow$ The maximum theoretical efficiency is $40 \%$.
$>$ The practical value will be quite less than this.
$>$ This indicates that HWR is quite inefficient.

## FULL-WAVE RECTIFIER



> The full wave rectifier circuit consists of two power diodes connected to a single load resistance $\left(R_{L}\right)$ with each diode taking it in turn to supply current to the load.
> When point A of the transformer is positive with respect to point C , diode $D_{1}$ conducts in the forward direction as indicated by the arrows.

## FULL-WAVE RECTIFIER

$>$ When point $B$ is positive (in the negative half of the cycle) with respect to point $C$, diode $D_{2}$ conducts in the forward direction and the current flowing through resistor $R$ is in the same direction for both half-cycles.
$\Rightarrow$ As the output voltage across the resistor R is the phasor sum of the two waveforms combined, this type of full wave rectifier circuit is also known as a "bi-phase" circuit.

## FULL-WAVE RECTIFIER




Current Flow during the positive half of the input cycle


Current Flow during the negative half of the input cycle

## FULL-WAVE RECTIFIER

## Average DC current:

$$
\begin{aligned}
& I_{a v}=I_{D C}=\frac{1}{\pi} \int_{0}^{\pi} i_{L} d(\omega t)=\frac{1}{\pi} \int_{0}^{\pi} I_{m} \sin \omega t d \omega t \\
& \quad I_{D C}=\frac{2 I_{m}}{\pi} \quad \text { for full wave rectifier }
\end{aligned}
$$

Average (DC): Voltage $E_{D C}=I_{D C} R_{L}=\frac{21_{m} R_{L}}{\pi}$

Substituting value of $\mathrm{I}_{\mathrm{m}}$

$$
E_{D C}=\frac{2 E_{\mathrm{sn}} \mathrm{R}_{\mathrm{L}}}{\pi\left[\mathrm{R}_{\mathrm{f}}+\mathrm{R}_{\mathrm{s}}+\mathrm{R}_{\mathrm{L}}\right]}=\frac{2 \mathrm{E}_{\mathrm{sin}}}{\pi\left[1+\frac{\mathrm{R}_{\mathrm{f}}+\mathrm{R}_{\mathrm{s}}}{\mathrm{R}_{\mathrm{L}}}\right]}
$$

But as $R_{f}$ and $R_{s} \ll R_{L}$ hence $\frac{R_{f}+R_{s}}{R_{L}} \ll 1$

$$
\mathrm{E}_{\mathrm{DC}}=\frac{2 \mathrm{E}_{\mathrm{sm}}}{\pi}
$$

## RMS Load Current (Irms):

$$
\mathrm{I}_{\mathrm{RMS}}=\sqrt{\frac{1}{\pi} \int_{0}^{\pi} \mathrm{i}_{\mathrm{L}}^{2} \mathrm{~d}(\omega t)} \rightarrow \mathrm{I}_{\mathrm{RMS}}=\sqrt{\frac{1}{\pi} \int_{0}^{\pi}\left[\mathrm{I}_{\mathrm{m}} \sin \omega t\right]^{2} \mathrm{~d}(\omega t)} \rightarrow \quad \mathrm{I}_{\text {RMS }}=\frac{\mathrm{I}_{\mathrm{m}}}{\sqrt{2}}
$$

## RMS Load Voltage:

$$
E_{L(R M S)}=I_{R M S} R_{L}=\frac{I_{m}}{\sqrt{2}} R_{L}
$$

DC Output Power:
D.C. Power output $=E_{D C} I_{D C}=I_{D C}^{2} R_{L}$

$$
\begin{aligned}
& P_{D C}=1_{D C}^{2} R_{L}=\left(\frac{21_{\mathrm{m}}}{\pi}\right)^{2} \mathrm{R}_{\mathrm{L}} \\
& \mathrm{P}_{\mathrm{DC}}=\frac{4}{\pi^{2}} \mathrm{I}_{\mathrm{m}}^{2} \mathrm{R}_{\mathrm{L}}
\end{aligned}
$$

## FULL-WAVE RECTIFIER

## AC input power (Pac):

The a.c. power input is given by,

$$
\begin{array}{cc}
\therefore & P_{A C}=I_{R M S}^{2}\left(R_{f}+R_{s}+R_{L}\right)=\left(\frac{I_{m}}{\sqrt{2}}\right)^{2}\left(R_{f}+R_{s}+R_{L}\right) \\
\therefore & P_{A C}=\frac{I_{m}^{2}\left(R_{f}+R_{s}+R_{L}\right)}{2}
\end{array}
$$

## Rectifier Efficiency (n):

$$
\eta=\frac{P_{D C} \text { output }}{P_{A C} \text { input }}=\eta=\frac{\frac{4}{\pi^{2}} I_{m}^{2} R_{L}}{\frac{\mathrm{l}_{\mathrm{m}}^{2}\left(R_{f}+R_{s}+R_{L}\right)}{2}} \Rightarrow \eta=\frac{8 R_{L}}{\pi^{2}\left(R_{f}+R_{i}+R_{L}\right)}
$$

But if $\mathrm{R}_{\mathrm{f}}+\mathrm{R}_{\mathrm{s}} \ll \mathrm{R}_{\mathrm{L}}$, neglecting it from denominator

$$
\eta=\frac{8 \mathrm{R}_{\mathrm{L}}}{\pi^{2}\left(\mathrm{R}_{\mathrm{L}}\right)}=\frac{8}{\pi^{2}}
$$

$$
\% \eta_{\max }=\frac{8}{\pi^{2}} \times 100=81.2 \%
$$

## FULL-WAVE RECTIFIER

## Ripple Factor:

Ripple factor $=\sqrt{\left[\frac{\mathrm{I}_{\mathrm{RMS}}}{\mathrm{I}_{\mathrm{DC}}}\right]^{2}-1}$
For full wave $\mathrm{I}_{\text {RMS }}=\mathrm{I}_{\mathrm{m}} / \sqrt{2}$ and $\mathrm{I}_{\mathrm{DC}}=2 \mathrm{I}_{\mathrm{m}} / \pi$

$$
\text { Ripple factor }=\sqrt{\left[\frac{I_{\mathrm{m}} / \sqrt{2}}{2 \mathrm{I}_{\mathrm{m}} / \pi}\right]^{2}-1}=\sqrt{\frac{\pi^{2}}{8}-1}
$$

Ripple factor $=\gamma \equiv 0.48$

## FULL-WAVE RECTIFIER

## Peak Inverse Voltage:



PIV of diode $=2 \mathrm{E}_{\mathrm{sm}}$

## Advantages of Full Wave Rectifier:

- Efficiency is higher.
- The large dc power output
- The ripple factor is less

Disadvantages of Full Wave Rectifier:

- PIV rating of diode is higher.
- Higher PIV diodes are larger in size and costlier.
- The cost of center tap transformer is high.


## BRIDGE RECTIFIER



## WORKING OF BRIDGE RECTIFIER



Current flow during positive half cycle


Current flow during negative half cycle
$>$ During the positive half cycle of secondary voltage, the diodes D1 and D2 are forwardbiased, but diodes D3 and D4 do no conduct. The current is through D1, R, D2 and secondary winding.
$>$ During the negative half cycle, the diodes D3 and D4 are forward-biased, but diodes D1 and D2 do not conduct. The current is through D3, secondary winding, D4 and R.

## BRIDGE RECTIFIER WAVEFORMS



## BRIDGE RECTIFIER PARAMETERS

$$
\mathrm{I}_{\mathrm{DC}}=\frac{2 \mathrm{I}_{\mathrm{m}}}{\pi} \text { and } \mathrm{I}_{\mathrm{RMS}}=\frac{\mathrm{I}_{\mathrm{m}}}{\sqrt{2}}
$$

$$
\mathrm{E}_{\mathrm{DC}}=\mathrm{I}_{\mathrm{DC}} \mathrm{R}_{\mathrm{L}}=\frac{2 \mathrm{E}_{\mathrm{sm}}}{\pi}
$$

$$
P_{D C}=I_{D C}^{2} R_{L}=\frac{4}{\pi^{2}} \mathrm{I}_{\mathrm{m}}^{2} \mathrm{R}_{\mathrm{L}}
$$

$$
P_{A C}=I_{R M S}^{2}\left(R_{s}+2 R_{\mathrm{f}}+R_{L}\right)=\frac{I_{m}^{2}\left(2 R_{\mathrm{f}}+R_{s}+R_{\mathrm{L}}\right)}{2}
$$

$$
\eta=\frac{8 R_{L}}{\pi^{2}\left(R_{s}+2 R_{f}+R_{L}\right)^{\prime}} \% \eta_{\max }=81.2 \%
$$

$$
y=0.48
$$

## RECTIFIERS WITH CAPACITIVE FILTER



Fig: H/W rectifier with filter


Fig: F/W rectifier with filter

- In full wave rectifier circuit using a capacitor filter, the capacitor C is located across the RL load resistor. The working of this rectifier is almost the same as a half wave rectifier.


## RECTIFIERS WITH CAPACITIVE FILTER WAVEFORMS



MODULE-II BIPOLAR JUNCTION TRANSISTOR

Principle of Operation and characteristics - Common Emitter, Common Base, Common Collector Configurations, Operating point, DC \& AC load lines, Transistor Hybrid parameter model, Determination of h - parameters from transistor characteristics, Conversion of h-parameters.
$>$ Introduction
>Common Emitter Configuration
> Common Base Configuration
$>$ Common Collector Configuration
$>$ Operating point, DC \& AC load lines
$>$ Transistor Hybrid parameter model
$>$ Conversion of h-parameters.

## INTRODUCTION

Transistor is a device that can be used as either an amplifier or a switch. Transistor is current controlling device.

Bipolar Transistor Circuit Symbols

> The three layers of BJT are called Emitter, Base and Collector
> Base is very thin compared to the other two layers
$>$ Base is lightly doped. Emitter is heavily doped. Collector is moderately doped
> NPN - Emitter and Collector are made of N-type semiconductors; Base is P-type
> PNP - Emitter and Collector are P-type, Base is N-type
> Both types (NPN and PNP) are extensively used, either separately or in the same circuit
> BJT has two junctions - Emitter-Base (EB) Junction
$>\quad$ and Collector-Base (CB) Junction
$>$ The device is called "bipolar junction transistor" because current is due to motion of two types of charge carriers - free electrons \& holes
> Transistor Analogous to two diodes connected back-to-back: EB diode and CB diode

## TRANSISTOR OPERATION

$>$ Operation of NPN transistor is discussed here
$>$ For normal operation (amplifier application)
>-EB junction should be forward biased
$>-\mathrm{CB}$ junction should be reverse biased
$>$ Depletion width at EB junction is narrow (forward biased)
> Depletion width at CB junction is wide (reverse biased)
$>$ When EB junction is forward biased, free electrons from emitter region drift towards base region
$>$ Some free electrons combine with holes in the base to form small base current


## TRANSISTOR CHARACTERISTICS

## Common Base (CB) Configuration of Transistor

$>$ In CB Configuration, the base terminal of the transistor will be common between the input and the output terminals as shown by Fig.4. This configuration offers low input impedance, high output impedance, high resistance gain and high voltage gain.


Fig.4: NPN Transistor in CB Configuration


Fig.5: CB Configuration I/P Characteristics


Fig.6: CB Configuration O/P Characteristics

## TRANSISTOR CHARACTERISTICS

$>$ This leads to the expression for the input resistance as

$$
R_{i n}=\left.\frac{\Delta V_{B E}}{\Delta I_{E}}\right|_{V_{C B}=\text { constant }}
$$

output resistance can be obtained as

$$
R_{\text {out }}=\left.\frac{\Delta V_{C B}}{\Delta I_{C}}\right|_{I_{E}=\text { constant }}
$$

$>$ The current gain has a value less than 1 and can expressed as

$$
\alpha=\left.\frac{\Delta I_{C}}{\Delta I_{E}}\right|_{V_{C B}=\text { constant }}
$$

Common Collector (CC) Configuration of Transistor

## TRANSISTOR CHARACTERISTICS

$>$ This offers high input impedance, low output impedance, voltage gain less than
one and a large current gain.


Fig.8: NPN Transistor in CC Configuration


Fig.9: CC Configuration I/P Characteristics


Fig.10: CC Configuration O/P Characteristics


Fig.11: CC Configuration Current Transfer Characteristics

## TRANSISTOR CHARACTERISTICS

## Common Emitter (CE) Configuration of Transistor

$>$ In this configuration, the emitter terminal is common between the input and t he output terminals as shown by Fig.12. This configuration offers medium input impedance, medium output impedance, medium current gain and


Fig. 12 NPN Transistor in CE Configuration


Fig.13: CE Configuration I/P Characteristics



Fig.14: CE Configuration O/P Characteristics

Fig.15: CE Configuration Current Transfer Characteristics

## COMPARISON OF TRANSISTOR CONFIGURATIONS

| S. No. | Characteristic | Common base | Common emitter | Common collector |
| :---: | :--- | :--- | :--- | :--- |
| 1. | Input resistance | Low (about $100 \Omega$ ) | Low (about $750 \Omega$ ) | Very high (about <br> $750 \mathrm{k} \Omega)$ |
| 2. | Output resistance | Very high (about <br> $450 \mathrm{k} \Omega)$ | High (about $45 \mathrm{k} \Omega)$ | Low (about $50 \Omega)$ |
| 3. | Voltage gain | about 150 <br> 4. | Applications | For high frequency <br> applications |
| about 500 | For audio frequency <br> applications | For impedance <br> matching |  |  |
| 5. | Current gain | No (less than 1) | High $(\beta)$ | Appreciable |

## DC AND AC LOAD LINE

## DC Load Line



Fig.17: CE Amplifier circuit with no I/P signal


Fig.18: CE O/P characteristics with DC load line
> The value of collector emitter voltage at any given time will be

$$
V_{C E}=V_{C C}{ }^{-I} I_{C} R_{C}
$$

$>$ The fig. 18 shows the DC load line.
$>$ To obtain the load line, two points be A and B of the straight line are to be determined.

## TRANSISTOR HYBRID PARAMETER MODEL

## CE, CC, \& CB Amplifiers



Practical common emitter amplifier circuit


Common collector circuit


Common base circuit

## TRANSISTOR HYBRID PARAMETER MODEL

Hybrid model of CE, CC, \& CBAmplifiers


Transistor configurations and their hybrid models

## TRANSISTOR HYBRID PARAMETER MODEL

Small Signal Analysis Of A Junction Transistor


Transistor amplifier in its h-parameter model

## TRANSISTOR HYBRID PARAMETER MODEL

Small signal analysis of transistor amplifier

$$
\begin{aligned}
& A_{i}=-\frac{h_{f}}{1+h_{o} R_{L}} \\
& A_{i s}=\frac{A_{i} R_{s}}{Z_{i}+R_{s}} \\
& Z_{i}=h_{i}+h_{r} A_{i} R_{L}=h_{i}-\frac{h_{i} h_{r}}{h_{o}+Y_{L}} \\
& A_{v}=\frac{A_{i} R_{L}}{Z_{i}} \\
& A_{v s}=\frac{A_{v} R_{i}}{Z_{i}+R_{s}}=\frac{A_{i} R_{L}}{Z_{i}+R_{s}}=\frac{A_{i s} R_{L}}{R_{s}} \\
& Y_{o}=h_{o}-\frac{h_{i} h_{r}}{h_{i}+R_{s}}=\frac{1}{Z_{o}} \\
& A_{p}=A_{V} A_{i}=A_{i}^{2} \frac{R_{L}}{Z_{i}}
\end{aligned}
$$

## TRANSISTOR HYBRID PARAMETER MODEL

## Steps for ac analysis of a transistor circuit

> Draw the actual circuit diagram
> Replace Coupling Capacitors \& emitter bypass capacitor by short circuit
> Replace dc source by a short circuit. In other words, short $\mathrm{v}_{\mathrm{cc}}$ and ground lines
> Mark the points B (base), C (collector), E (emitter) on the circuit diagram and locate these points as the start of the equivalent circuit.
> Replace the transistor by its h-parameter model.

## TRANSISTOR HYBRID PARAMETER MODEL

## Approximate H-Model For CE Amplifier



Approximate CE model

Current Gain $\quad A_{i} \approx-h_{f e}$

Input Impedance $\quad R_{i} \approx h_{i e}$

Voltage Gain :

$$
A_{v}=\frac{A_{i} R_{1}}{R_{i}}=\frac{A_{i} R_{L}}{h_{i c}}
$$

Output Impedance

$$
\begin{aligned}
& \mathrm{Y}_{\mathrm{o}}=0 \\
& \mathrm{R}_{\mathrm{o}}=\frac{1}{\mathrm{Y}_{\mathrm{o}}}=\infty
\end{aligned}
$$

$$
\mathbf{R}_{\mathrm{o}}^{\prime}=\mathbf{R}_{\mathrm{o}}\left\|\mathbf{R}_{\mathrm{L}}=\infty\right\| \mathbf{R}_{\mathrm{L}}=\mathbf{R}_{\mathrm{L}}
$$

## MODULE-III <br> NUMBERSYSTEMS

Number systems: Complements of Numbers, Codes- Weighted and Nonweighted codes and its Properties, Parity check code and Hamming code. Boolean Algebra: Basic Theorems and Properties, Switching FunctionsCanonical and Standard Form, Algebraic Simplification, Digital Logic Gates, EX-OR gates, Universal Gates, Multilevel NAND/NOR realizations
$>$ Complements of Numbers
$>$ Codes- Weighted and Non-weighted codes and its Properties
$>$ Parity check code and Hamming code
$>$ Basic Theorems and Properties
$>$ Switching Functions- Canonical and Standard Form
$>$ Algebraic Simplification
>Digital Logic Gates, EX-OR gates
>Universal Gates
>Multilevel NAND/NOR realizations

## NUMBER SYSTEMS

$>$ Binary number system.
A method of representing numbers that has 2 as its base and uses only the digits 0 and 1 .

## Ex:10100010

>Decimal number system
A number system that uses a notation in which each number is expressed in base 10 by using one of the first nine integers or 0 in each place and letting each place value be a power of 10

Numbers:0,1,2,3,4,5,6,7,8,9

## NUMBER SYSTEMS

## $>$ Octal number system

The octal numbering system uses the numerals 0-1-2-3-4-5-6-7.
>Hexa decimal number system
The hexadecimal numeral system, often shortened to "hex", is a numeral system made up of 16 symbols (base 16) they are 0,1,2,3,4,5,6,7,8,9,A,B,C,D,E.

## NUMBER BASE CONVERSION

## Binary to Decimal Conversion:

It is by the positional weights method. In this method,each binary digit of the no. is multiplied by its position weight . The product terms are added to obtain the decimal no

Example:

$$
101011_{2}=>\quad \begin{array}{ll}
1 \times 2^{0}= & 1 \\
1 \times 2^{1}= & 2 \\
0 \times 2^{2}= & 0 \\
1 \times 2^{3}= & 8 \\
0 \times 2^{4}= & 0 \\
1 \times 2^{5}= & 32
\end{array}
$$

$43_{10}$

## NUMBER BASE CONVERSION

Binary to Octal conversion:
Starting from the binary pt. make groups of 3 bits each, on either side of the binary pt, \& replace each 3 bit binary group by the equivalent octaldigit.

Example:

$$
\begin{gathered}
1011010111_{2}=?_{8} \\
1011010111
\end{gathered}
$$

$$
1011010111_{2}=1327_{8}
$$

## NUMBER BASE CONVERSION

Binary to Hexadecimal conversion:
For this make groups of 4 bits each, on either side of the binary pt \& replace each 4 bit group by the equivalent hexadecimal digit.

Example:
$1010111011_{2}=?_{16}$


$$
1010111011_{2}=2 \mathrm{BB}_{16}
$$

## NUMBER BASE CONVERSION

## Decimal to Binary conversion:

Technique
$>$ Divide by two, keep track of the remainder
$>$ First remainder is bit 0 (LSB, least-significant bit)
$>$ Second remainder is bit 1 etc

$$
\begin{aligned}
& 125_{10}=1111101_{2}
\end{aligned}
$$

## NUMBER BASE CONVERSION

## Decimal to Octal Conversion:

To convert a mixed decimal no. To a mixed octal no. convert the integer and fraction parts separately.

To convert decimal integer no. to octal, successively divide the given no by 8 till the quotient is 0 . The last remainder is the MSD.The remainder read upwards give the equivalent octal integer no.

Toconvert the given decimal fraction to octal, successively multiply the decimal fraction \& the subsequent decimal fractions by 8 till the product is 0 or till the required accuracy is the MSD. The integers to the left of the octal pt read downwards give the octal fraction.

## NUMBER BASE CONVERSION

## Example:

$$
1234_{10}=?_{8}
$$



$$
1234_{10}=2322_{8}
$$

## NUMBER BASE CONVERSION

## Decimal to Hexadecimal conversion:

It is successively divide the given decimal no. by 16 till the quotient is zero. The last remainder is the MSB. The remainder read from bottom to top gives the equivalent hexadecimal integer.

Toconvert a decimal fraction to hexadecimal successively multiply the given decimal fraction \& subsequent decimal fractions by 16 , till the product is zero. Or till the required accuracy is obtained and collect all the integers to the left of decimal pt. The first integer is MSB \& the integer read from top to bottom give the hexadecimal fraction known as the hexadabblemethod.

## NUMBER BASE CONVERSION

## Example:

$$
\begin{aligned}
& 1234_{10}=?_{16} \\
& 16 \quad 1234 \\
& 16 \lcm{77} 2 \\
& 16 \underset{0}{4} \quad \begin{array}{l}
13 \\
4
\end{array} \\
& 1234_{10}=4 D 2_{16}
\end{aligned}
$$

## NUMBER BASE CONVERSION

## Octal to binary Conversion:

Convert each octal digit to a 3-bit equivalent binary representation

$$
705_{8}=?_{2}
$$



$$
705_{8}=111000101_{2}
$$

## NUMBER BASE CONVERSION

## Octal to decimal Conversion:

Multiply each digit in the octal no by the weight of its position \& add all the product terms Decimal value of the octal no.

$$
724_{8} \Rightarrow \quad \begin{array}{rlr}
4 \times 8^{0} & =4 \\
2 \times 8^{1} & =16 \\
7 \times 8^{2} & = & \frac{448}{468} 10
\end{array}
$$

## NUMBER BASE CONVERSION

## Octal to hexadecimal conversion:

The simplest way is to first convert the given octal no. to binary \& then the binary no. to hexadecimal.

$$
\begin{aligned}
& 1076_{8}=?_{16} \\
& 1076_{8}=23 E_{16}
\end{aligned}
$$

## NUMBER BASE CONVERSION

## Octal to hexadecimal conversion:

The simplest way is to first convert the given octal no. to binary \& then the binary no. to hexadecimal.

$$
\begin{aligned}
& 1076_{8}=?_{16} \\
& 1076_{8}=23 E_{16}
\end{aligned}
$$

## NUMBER BASE CONVERSION

Hexa decimal to binaryConversion:
Convert each hexadecimal digit to a 4-bit equivalent binary representation

$$
10 \mathrm{AF}_{16}=?_{2}
$$

| 1 | 0 | A | F |
| :---: | :---: | :---: | :---: |
| 0001 | 0000 | 1010 | 1111 |
|  | $10 \mathrm{AF}_{16}$ | $=0001000010101111_{2}$ |  |

## NUMBER BASE CONVERSION

Hexa decimal to decimal Conversion:
Convert each hexadecimal digit to a 4-bit equivalent binary representation

$$
\begin{aligned}
& \mathrm{ABC}_{16} \Rightarrow \quad \\
& \mathrm{C} \times 16^{0}=12 \times 12 \\
& \mathrm{~B} \times 16^{1}=11 \times 16=176 \\
& \mathrm{~A} \times 16^{2}=10 \times 256=\frac{2560}{2748_{10}}
\end{aligned}
$$

## BINARYARITHMETIC

Binary Addition:

| Rules: | $0+0=0$ |
| :---: | :---: |
|  | $0+1=1$ |
|  | $1+0=1$ |
|  | $1+1=10$ |

i.e, 0 with a carry of1.

## Binary Subtraction:

Rules:

$$
\begin{aligned}
& 0-0=0 \\
& 1-1=0 \\
& 1-0=1 \\
& 0-1=1
\end{aligned}
$$

with a borrow of 1

## 9's \& 10's Complements:

It is the Subtraction of decimal number can be accomplished by the 9's \& 10's compliment methods similar to the 1's \& 2's compliment methods of binary. The 9's compliment of a decimal number is obtained by subtracting each digit of that decimal number from 9. The 10's compliment of a decimal number is obtained by adding a 1 to its 9'scompliment.

## BINARY CODED DECIMAL

## BCD Addition:

It is individually adding the corresponding digits of the decimal numbers expressed in 4 bit binary groups starting from the LSD .

If there is no carry \& the sum term is not an illegal code, no correction is needed.

If there is a carry out of one group to the next group or if the sum term is an illegal code then $6_{10}(0110)$ is added to the sum term of that group \& the resulting carry is added to the nextgroup.

## BINARY CODED DECIMAL

## BCD Subtraction:

Performed by subtracting the digits of each 4 bit group of the subtrahend the digits from the corresponding 4- bit group of the minuend in binary starting from the LSD. if there is no borrow from the next group, then $6_{10}(0110)$ is subtracted from the difference term of thisgroup.

## ERROR - DETECTING CODES

Some Common Error Detecting and CorrectingCodes
$>$ Parity Code
> Hamming Code

## Parity Code:

$>$ A parity bit is an extra bit added to a string of data bits in order to detect any error that might have crept into it while it was being stored or processed and moved from one place to another in a digital system.
> This simple parity code suffers from two limitations. Firstly, it cannot detect the error if the number of bits having undergone a change is even.

## ERROR - DETECTING CODES

The parity bit can be set to 0 and 1 depending on the type of the parity required.
>For even parity, this bit is set to 1 or 0 such that the no. of " 1 bits" in the entire word is even. Shown in fig. (a).
>For odd parity, this bit is set to 1 or 0 such that the no. of " 1 bits" In the entire word is odd. Shown in fig. (b).


Fig. (a)

fig. (a)

fig. (b)

## ERROR - DETECTING CODES

## Hamming Code:

> An increase in the number of redundant bits added to message bits can enhance the capability of the code to detect and correct errors.
> If sufficient number of redundant bits arranged such that different error bits produce different error results, then it should be possible not only to detect the error bit but also to identify its location.
> In fact, the addition of redundant bits alters the 'distance' code parameter, which has come to be known as the Hamming distance.

## ERROR - DETECTING CODES

$>$ The code word sequence for this code is written as $P_{1} P_{2} D_{1} P_{3} D_{2} D_{3} D_{4}$, with $P_{1}, P_{2}$ and $P_{3}$ being the parity bits and $D_{1}, D_{2}, D_{3}$ and $D_{4}$ being the data bits.

## > Generation of Hamming Code:

|  | $P_{1}$ | $P_{2}$ | $D_{1}$ | $P_{3}$ | $D_{2}$ | $D_{3}$ | $D_{4}$ |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Data bits (without parity) |  |  | 0 |  | 1 | 1 | 0 |
| Data bits with parity bit $P_{1}$ | 1 |  | 0 |  | 1 |  | 0 |
| Data bits with parity bit $P_{2}$ |  | 1 | 0 |  |  | 1 | 0 |
| Data bits with parity bit $P_{3}$ |  |  |  | 0 | 1 | 1 | 0 |
| Data bits with parity | 1 | 1 | 0 | 0 | 1 | 1 | 0 |

## BOOLEAN ALGEBRA

## OR operation

- IdentityElements

$$
\begin{aligned}
& , a: X+0=X \\
& , b: X \cdot 1=x
\end{aligned}
$$

- Commutativity

$$
\begin{aligned}
& , a: X+Y=Y+X \\
& , b: X \bullet Y=Y \bullet X
\end{aligned}
$$

- Complements

$$
\begin{aligned}
& \text {, } a: X+X^{\prime}=1 \\
& , ~ b: X \bullet X^{\prime}=0
\end{aligned}
$$

| X | Y | $\mathrm{X}+0$ | $\mathrm{X}+\mathrm{Y}$ | $\mathrm{Y}+\mathrm{X}$ | $\mathrm{X}^{\prime}$ | $\mathrm{X}+\mathrm{X}^{\prime}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 1 | 1 |
| 0 | 1 | 0 | 1 | 1 | 1 | 1 |
| 1 | 0 | 1 | 1 | 1 | 0 | 1 |
| 1 | 1 | 1 | 1 | 1 | 0 | 1 |

AND operation

| $X$ | $Y$ | $X \bullet 1$ | $X \bullet Y$ | $Y \bullet X$ | $X^{\prime}$ | $X \bullet X^{\prime}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 1 | 0 |
| 0 | 1 | 0 | 0 | 0 | 1 | 0 |
| 1 | 0 | 1 | 0 | 0 | 0 | 0 |
| 1 | 1 | 1 | 1 | 1 | 0 | 0 |

## BOOLEAN ALGEBRA

$>$ Associativity

$$
\begin{aligned}
& \text {, } a:(X+Y)+Z=X+(Y+Z) \\
& \text {, } b:(X \bullet Y) \cdot Z=X \bullet(Y \bullet Z)
\end{aligned}
$$

| X | Y | Z | $\mathrm{X}+\mathrm{Y}$ | $(\mathrm{X}+\mathrm{Y})+\mathrm{Z}$ | $\mathrm{Y}+\mathrm{Z}$ | $\mathrm{X}+(\mathrm{Y}+\mathrm{Z})$ | $\mathrm{X} \bullet \mathrm{Y}$ | $(\mathrm{X} \cdot \mathrm{Y}) \bullet \mathrm{Z}$ | $\mathrm{Y} \bullet \mathrm{Z}$ | $\mathrm{X} \bullet(\mathrm{Y} \bullet \mathrm{Z})$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 |
| 0 | 1 | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 |
| 0 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 1 | 0 |
| 1 | 0 | 0 | 1 | 1 | 0 | 1 | 0 | 0 | 0 | 0 |
| 1 | 0 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 |
| 1 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |

## BOOLEAN ALGEBRA

$>$ Distributivity

$$
\begin{aligned}
& \text {, } a: X+(Y \bullet Z)=(X+Y) \bullet(X+Z) \\
& \text {, } b: X \bullet(Y+Z)=(X \bullet Y)+(X \bullet Z)
\end{aligned}
$$

| X Y Z | X+Y | X+Z | $\begin{gathered} (X+Y) \\ (X+Z) \end{gathered}$ | $Y \bullet Z$ | $\begin{gathered} \mathrm{X}+ \\ (\mathrm{Y} \cdot \mathrm{Z}) \end{gathered}$ | $X \bullet Y$ | X $\cdot \mathrm{Z}$ | $\begin{gathered} X \cdot Y+ \\ X \cdot Z \end{gathered}$ | Y+Z | $\begin{gathered} X \bullet \\ (Y+Z) \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 0 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0 0 01 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 |
| 0 0 1 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 |
| $\begin{array}{llll}0 & 1 & 1\end{array}$ | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 0 |
| 100 | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 |
| $\begin{array}{lll}1 & 0 & 1\end{array}$ | 1 | 1 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | 1 |
| 110 | 1 | 1 | 1 | 0 | 1 | 1 | 0 | 1 | 1 | 1 |
| 1 1 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |

## BOOLEAN ALGEBRA

$>$ Idempotency

$$
\begin{aligned}
& a: X+X=X \\
& b: X \bullet X=X
\end{aligned}
$$

$>$ Nullelements

$$
\begin{aligned}
& a: X+1=1 \\
& b: X \bullet 0=0
\end{aligned}
$$

$>$ Involution

$$
a:\left(X^{\prime}\right)^{\prime}=X
$$

| OR |  |  |  |  |  |  |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $X$ $Y$ $X+Y$ $X \bullet Y$ $X+X$ $X \bullet X$ $X+1$ $X \bullet 0$ $X^{\prime}$ <br> $X^{\prime \prime}$         <br> 0 0 0 0 0 0 1 0 1 <br> 0 1 1 0 0 0 1 0 1 <br> 1 0 1 0 1 1 1 0 0 <br> 1 1 1 1 1 1 1 0 0 |  |  |  |  |  |  |  |  |  |

## BOOLEAN ALGEBRA

## > Absorption

$$
\begin{aligned}
& \text {, } a:(X \bullet Y)+\left(X \bullet Y^{\prime} \cdot Z\right)=(X \bullet Y)+(X \bullet Z) \\
& \text {, } b:(X+Y) \bullet\left(X+Y^{\prime}+Z\right)=(X+Y) \bullet(X+Z)
\end{aligned}
$$

| $X$ | $Y Z$ | $Y^{\prime}$ | $X Y$ | $X Y^{\prime} Z$ | $(X Y)+$ <br> $\left(X Y^{\prime} Z\right)$ | $X Z$ | $(X Y)+$ <br> $(X Z)$ | $X+Y$ | $X+Y^{\prime}$ <br> $+Z$ | $(X+Y) \bullet$ <br> $\left(X+Y^{\prime}+Z\right)$ | $X+Z$ | $(X+Y) \bullet$ <br> $(X+Z)$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 |
| 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 |
| 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 |
| 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 |
| 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 |
| 1 | 0 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| 1 | 1 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 1 |
| 1 | 1 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |

## BOOLEAN ALGEBRA

$>$ DeMorgan's theorem (very important!)
a: $(X+Y)^{\prime}=X^{\prime} \cdot Y^{\prime}$

$$
\begin{gathered}
\overline{X+Y}=\bar{X} \cdot \bar{Y} \quad \text { break (or connect) the bar \& change the sign } \\
\bar{b}:(X . Y)^{\prime}=X^{\prime}+Y^{\prime} \\
\bar{X} \cdot Y=X+Y \quad \text { break (or connect) the bar \& change the sign }
\end{gathered}
$$

Generalized DeMorgan's theorem:

- GT8a: $\left(X_{1}+X_{2}+\ldots+X_{n-1}+X_{n}\right)^{\prime}=X_{1}{ }^{\prime} \bullet X_{2}{ }^{\prime} \bullet \ldots \bullet X_{n-1} \cdot \bullet X_{n}{ }^{\prime}$
- GT8b: $\left(X_{1} \bullet X_{2} \bullet \ldots \bullet X_{n-1} \bullet X_{n}\right)^{\prime}=X_{1}{ }^{\prime}+X_{2}{ }^{\prime}+\ldots+X_{n-1}{ }^{\prime}+X_{n}{ }^{\prime}$

OR AND

| X | Y | $\mathrm{X}+\mathrm{Y}$ | $\mathrm{X} \cdot \mathrm{Y}$ | $\mathrm{X}^{\prime}$ | $\mathrm{Y}^{\prime}$ | $(\mathrm{X}+\mathrm{Y})^{\prime}$ | $\mathrm{X}^{\prime} \cdot \mathrm{Y}^{\prime}$ | $(\mathrm{X} \cdot \mathrm{Y})^{\prime}$ | $\mathrm{X}^{\prime}+\mathrm{Y}^{\prime}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 |
| 0 | 1 | 1 | $\mid 0$ | 1 | 0 | 0 | 0 | 1 | 1 |
| 1 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 1 | 1 |
| 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 |

## > Consensus Theorem

$$
\begin{aligned}
& \text {, } a:(X \cdot Y)+\left(X^{\prime} \cdot Z\right)+(Y \bullet Z)=(X \bullet Y)+\left(X^{\prime} \bullet Z\right) \\
& \text {, } b:(X+Y) \cdot\left(X^{\prime}+Z\right) \cdot(Y+Z)=(X+Y) \bullet\left(X^{\prime}+Z\right)
\end{aligned}
$$

| X Y Z | $\mathrm{X}^{\prime}$ | XY | X'Z | YZ | $\begin{gathered} \hline \hline(\mathrm{XY})+ \\ \left(\mathrm{X}^{\prime} \mathrm{Z}\right)+ \\ (\mathrm{YZ}) \end{gathered}$ | $\begin{gathered} (X Y)+ \\ \left(X^{\prime} Z\right) \end{gathered}$ | X+Y | $X^{\prime}+Z$ | Y + Z | $\begin{gathered} \hline(\mathrm{X}+\mathrm{Y}) \bullet \\ \left(\mathrm{X}^{\prime}+\mathrm{Z}\right) \bullet \\ (\mathrm{Y}+\mathrm{Z}) \end{gathered}$ | $\begin{aligned} & (X+Y) \bullet \\ & \left(X^{\prime}+Z\right) \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 000 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 |
| 001 | 1 | 0 | 1 | 0 | 1 | 1 | 0 | 1 | 1 | 0 | 0 |
| 010 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 |
| 0101 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| 100 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 |
| 101 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 |
| 110 | 0 | 1 | 0 | 0 | 1 | 1 | 1 | 0 | 1 | 0 | 0 |
| 1111 | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |

$>$ For $n$ variables, there are $2^{n}$ possible combinations of Values from all 0 s to all 1s
$>$ There are 2 possible values for the output of a function of a combination of values of $n$ variables i.e. 0 and 1
$>$ There are $2^{2 n}$ different switching functions for $n$ variables
$>n=0$ (no inputs) $\quad 2^{2 n}=2^{20}=2^{1}=2$
Output can be either 0 or 1
$>n=1(1$ input, $A) \quad 2^{2^{n}}=2^{2^{1}}=2^{2}=4$
Output can be $0,1, A$, or $A^{\prime}$
$>n=2(2$ inputs, $A$ and $B) \quad \Rightarrow \quad 22^{n}=2^{2}=2^{4}=16$


$$
\begin{aligned}
& f_{0}=0 \\
& f_{1}=A^{\prime} B^{\prime}=(A+B)^{\prime} \\
& f_{2}=A^{\prime} B \\
& f_{3}=A^{\prime} B^{\prime}+A^{\prime} B=A^{\prime}\left(B^{\prime}+B\right)=A^{\prime}
\end{aligned}
$$

## CANONICAL AND STANDEREDFORMS

Logical functions are generally expressed in terms of different combinations of logical variables with their true forms as well as the complement forms. Binary logic values obtained by the logical functions and logic variables are in binary form. An arbitrary logic function can be expressed in the following forms.
$>$ Sum of the Products(SOP)
$>$ Product of the Sums(POS)

## CANONICAL AND STANDEREDFORMS

> Product Term: In Boolean algebra, the logical product of several variables on which a function depends is considered to be a product term. In other words, the AND function is referred to as a product term or standard product.
> Sum Term: An OR function is referred to as a sum term
> Sum of Products (SOP): The logical sum of two or more logical productterms is referred to as a sum of products expression

$$
Y=A B+B C+A C
$$

> Product of Sums (POS): Similarly, the logical product of two or morelogical sum terms is called a product of sums expression

$$
Y=(A+B+C)(\bar{A}+\bar{B}+\bar{C})
$$

## CANONICAL AND STANDEREDFORMS

> Standard form: The standard form of the Boolean function is when it is expressed in sum of the products or product of the sums fashion

$$
Y=A B+B C+A C
$$

> Nonstandard Form: Boolean functions are also sometimes expressed in nonstandard forms like $F=(A B+C D)(\bar{A} \bar{B}+\bar{C} \bar{D})$, which is neither a sum of products form nor a product of sums form.
> Minterm: A product term containing all n variables of the function in either true or complemented form is called the minterm. Each minterm is obtained by an AND operation of the variables in their true form or complemented form.

## CANONICAL AND STANDEREDFORMS

> Maxterm: A sum term containing all n variables of the function in either true or complemented form is called the Maxterm. Each Maxterm is obtained by an OR operation of the variables in their true form or complemented form.
$>$ The canonical sum of products form of a logic function can be obtained by using the following procedure:
$>$ Check each term in the given logic function. Retain if it is a minterm, continue to examine the next term in the same manner.
$>$ Examine for the variables that are missing in each product which is not a minterm. If the missing variable in the minterm is $X$, multiply that minterm with $\left(X+X^{\prime}\right)$.
$>$ Multiply all the products and discard the redundant terms.

## CANONICAL AND STANDEREDFORMS

> Standard form: The standard form of the Boolean function is when it is expressed in sum of the products or product of the sums fashion

$$
Y=A B+B C+A C
$$

> Nonstandard Form: Boolean functions are also sometimes expressed in nonstandard forms like $F=(A B+C D)(\bar{A} \bar{B}+\bar{C} \bar{D})$, which is neither a sum of products form nor a product of sums form.
> Minterm: A product term containing all n variables of the function in either true or complemented form is called the minterm. Each minterm is obtained by an AND operation of the variables in their true form or complemented form.

## CANONICAL AND STANDEREDFORMS

- Example: Obtain the canonical sum of product form of the following function $F(A, B, C)=A+B C$
- Solution:

$$
\begin{aligned}
& F(A, B, C)=A+B C \\
&=A(B+\bar{B})(C+\bar{C})+B C(A+\bar{A}) \\
&=(A B+A \bar{B})(C+\bar{C})+A B C+\bar{A} B C \\
&=A B C+A \bar{B} C+A B \bar{C}+A \bar{B} \bar{C}+A B C+\bar{A} B C \\
&=A B C+A \bar{B} C+A B \bar{C}+A \bar{B} \bar{C}+\bar{A} B C(a s A B C+A B C=A B C)
\end{aligned}
$$

- Hence the canonical sum of the product expression of the given function is

$$
F(A, B, C)=A B C+A \bar{B} C+A B \bar{C}+A \bar{B} \bar{C}+\ddot{A} B C
$$

## CANONICAL AND STANDEREDFORMS

>The product of sums form is a method (or form) of simplifying the Boolean expressions of logic gates. In this POS form, all the variables are ORed, i.e. written as sums to form sum terms. All these sum terms are ANDed (multiplied) together to get the product-of-sum form. This form is exactly opposite to the SOP form. So this can also be said as -DualofSOPform\|.

$$
(A+B) *(A+B+C) *(C+D)
$$

POS form can be obtained by
> Writing an OR term for each input combination, which produces LOW output.

- Writing the input variables if the value is 0 , and write the complement of the variable if its value is AND the OR terms to obtain the outputfunction.

Minimize the following Boolean expression using Boolean identities -

$$
F(A, B, C)=(A+B)(A+C) F(A, B, C)=(A+B)(A+C)
$$

Solution
Given, $F(A, B, C)=(A+B)(A+C)$
$F(A, B, C)=A . A+A . C+B . A+B . C$ [Applying distributive Rule]
$F(A, B, C)=A+A . C+B . A+B . C$ [Applying Idempotent Law]
$F(A, B, C)=A(1+C)+B . A+B . C[A p p l y i n g ~ d i s t r i b u t i v e ~ L a w] ~$
$F(A, B, C)=A+B . A+B . C[$ Applying dominance
$F(A, B, C)=(A+1) \cdot A+B \cdot C[A p p l y i n g$ distributive Law]
$F(A, B, C)=1 . A+B . C[$ Applying dominance Law]
$\mathrm{F}(\mathrm{A}, \mathrm{B}, \mathrm{C})=\mathrm{A}+\mathrm{B} . \mathrm{C}$ [Applying dominance Law]
So, $F(A, B, C)=A+B C F(A, B, C)=A+B C$ is the minimized form.

## DIGITAL LOGIC GATES

## AND GATE:

Z=A.B


OR GATE:

$$
\mathrm{Z}=\mathrm{A}+\mathrm{B}
$$



| $X$ | $Y$ | $Z$ |
| :---: | :---: | :---: |
| 0 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 1 |

## DIGITAL LOGIC GATES

NOT GATE:

$$
Z=A^{\prime}
$$



NAND GATE:
Z=A.B


| X | Y | Z |
| :---: | :---: | :---: |
| 0 | 0 | 1 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 0 |

## DIGITAL LOGIC GATES

## NOR GATE:

$$
\mathrm{Z}=\hat{\mathrm{A}}+\mathrm{B}
$$



$$
\begin{array}{cc|c}
\mathrm{X} & \mathrm{Y} & \mathrm{Z} \\
\hline 0 & 0 & 1 \\
0 & 1 & 0 \\
1 & 0 & 0 \\
1 & 1 & 0
\end{array}
$$

## Ex-OR GATE:

$\mathrm{Z}=\mathrm{A} \oplus \mathrm{B}$


| $X$ | $Y$ | $Z$ |
| :--- | :--- | :--- |
| 0 | 0 | 1 |
| 0 | 1 | 0 |
| 1 | 0 | 0 |
| 1 | 1 | 1 |

## MULTILEVEL NAND-NOR REALIZATION

NAND Gate as an Inverter Gate


NAND Gate as an AND Gate

$\left.\begin{array}{|c|c|c|}\hline \mathbf{X} & \mathbf{Y} & \mathbf{Z} \\ \hline 0 & 0 & 0 \\ \hline 0 & 1 & 0 \\ \hline 1 & 0 & 0 \\ \hline 1 & 1 & 1 \\ \hline\end{array}\right]$

Equivalent to AND Gate

## MULTILEVEL NAND-NOR REALIZATION

NAND Gate as an OR Gate

$\left.\begin{array}{|c|c|c|}\hline \mathbf{X} & \mathbf{Y} & \mathbf{Z} \\ \hline 0 & 0 & 0 \\ \hline 0 & 1 & 1 \\ \hline 1 & 0 & 1 \\ \hline 1 & 1 & 1 \\ \hline & \ldots & \\ \hline\end{array}\right\}$

Equivalent to OR Gate

## MULTILEVEL NAND-NOR REALIZATION

1. All NOR input pins connect to the input signal $\mathbf{A}$ gives an output $\mathbf{A}^{\text {' }}$.

2. One NOR input pin is connected to the input signal $\mathbf{A}$ while all other input pins are connected to logic 0 . The output will be $\mathbf{A}^{\text {? }}$.


## Implementing OR Using only NOR Gates

An OR gate can be replaced by NOR gates as shown in the figure (The OR is replaced by a NOR gate with its output complemented by a NOR gate inverter)


## MULTILEVEL NAND-NOR REALIZATION

Example1: implement the following function $F=A B+C D$
$>$ The implementation of Boolean functions with NAND gatesrequires that the functions be in sum of products (SOP)form.
$>$ This function can be implemented by three steps.

(a)

(b)


## MULTILEVEL NAND-NOR REALIZATION

Example1: implement the following function $F=A B+C D$
$>$ The implementation of Boolean functions with NAND gatesrequires that the functions be in sum of products (SOP)form.
> This function can be implemented by three steps.

(a)

(b)


MODULE-IV MINIMIZATION OF BOOLEAN FUNCTIONS

Karnaugh Map Method - Up to five Variables, Don't Care Map Entries, Tabular Method,
Combinational Logic Circuits: Adders, Subtractors, comparators, Multiplexers, Demultiplexers, Encoders, Decoders and Code converters, Hazards and Hazard Free Relations.
$>$ Up to five Variables,
>Don't Care Map Entries,
$>$ Tabular Method,
> Adders,
$>$ Subtractors,
>comparators, Multiplexers, Demultiplexers,
$>$ Encoders, Decoders and Code converters,
> Hazards and Hazard Free Relations.

## KARANAUGH MAP

$>$ A two-variable function has four possible minterms. We can re- arrange these minterms into a Karnaughmap

| $x$ | $y$ | minterm |
| :---: | :---: | :---: |
| 0 | 0 | $x^{\prime} y^{\prime}$ |
| 0 | 1 | $x^{\prime} y$ |
| 1 | 0 | $x y^{\prime}$ |
| 1 | 1 | $x y$ |


> Now we can easily see which minterms containcommonliterals

- Minterms on the left and right sides contain $\mathrm{y}^{\prime}$ and y respectively
- Minterms in the top and bottom rows contain $\mathrm{x}^{\prime}$ and x respectively



## KARANAUGH MAP

- Make as few rectangles as possible, to minimize the numberof products in the finalexpression.
- Make each rectangle as large as possible, to minimize the numberof literals in each term.
- Rectangles can be overlapped, if that makes them larger
- The most difficult step is grouping together all the 1 s in the K-map
- Make rectangles around groups of one, two, four or eight1s
- All of the 1 s in the map should be included in at least one
rectangle. Do not include any of the0s
- Each group corresponds to oneproductterm

|  |  | $y$ |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | 0 | 1 | 0 | 0 |
| $\times$ | 0 | 1 | 1 | 1 |

## 3 VARIABLEK-MAP

> Let's consider simplifying $f(x, y, z)=x y+y^{\prime} z+x z$
$>$ You should convert the expression into a sum ofmintermsform,
$>$ The easiest way to do this is to make a truth table forthe function, and then read off theminterms
> You can either write out the literals or use theminterm shorthand
$>$ Here is the truth table and sum of minterms for ourexample:

| $x$ | $y$ | $z$ | $f(x, y, z)$ |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 1 |
| 0 | 1 | 0 | 0 |
| 0 | 1 | 1 | 0 |
| 1 | 0 | 0 | 0 |
| 1 | 0 | 1 | 1 |
| 1 | 1 | 0 | 1 |
| 1 | 1 | 1 | 1 |

$$
\begin{aligned}
f(x, y, z) & =x^{\prime} y^{\prime} z+x y^{\prime} z+x y z^{\prime} \\
& +x y z \\
& =m_{1}+m_{5}+m_{6}+m_{7}
\end{aligned}
$$

- Maxterms are grouped to find minimal PoS expression

00 yz
01
$11 \quad 10$


## 4-VARIABLE K-MAP

$>$ We can do four-variable expressions too!

- The minterms in the third and fourth columns, andinthethird and
fourth rows, are switchedaround.
- Again, this ensures that adjacent squares havecommonliterals
> Grouping minterms is similar to the three-variable case, but:
- You can have rectangular groups of 1, 2, 4, 8 or 16 minterms
- You can wrap around all four sides



|  |  |  | w'x'yz | $y$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | $w^{\prime} x^{\prime} y^{\prime} z^{\prime}$ | w'x'y'z |  | $w^{\prime} x^{\prime} y z^{\prime}$ |  |
|  | $w^{\prime} x y^{\prime} z^{\prime}$ | w'xy'z | w'xyz | w'xyz' | X |
| W | $w x y^{\prime} z^{\prime}$ | wxy'z | wxyz | wxyz' |  |
|  | wx'y'z' | wx'y'z | wx'yz | wx'yz' |  |
|  |  |  |  |  |  |



## DON’T CARE CONDITION

> You don't always need all $2^{n}$ input combinations in ann-variable function

- If you can guarantee that certain input combinationsnever occur
- If some outputs aren't used in the rest of thecircuit

| $x$ | $y$ | $z$ | $f(x, y, z)$ |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 1 |
| 0 | 1 | 0 | $x$ |
| 0 | 1 | 1 | 0 |
| 1 | 0 | 0 | 0 |
| 1 | 0 | 1 | 1 |
| 1 | 1 | 0 | $x$ |
| 1 | 1 | 1 | 1 |

$>$ We mark don't-care outputs in truth tables and K-maps with Xs.

## DON’T CARE CONDITION

$>$ Find a MSP for

$$
f(w, x, y, z)=\sum m(0,2,4,5,8,14,15), d(w, x, y, z)=\sum m(7,10,13)
$$

$>$ This notation means that input combinations wxyz $=0111,1010$ and 1101(corresponding to minterms $m_{7}, m_{10}$ and $m_{13}$ ) are unused.


## DON’T CARE CONDITION

> Find a MSP for:

$$
f(w, x, y, y)=\Sigma m(0,2,4,5,8,14,15), d(w, x, y, z)=\Sigma m(7,10,13)
$$

|  |  |  | Y |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | 1 |  |  | 1 |  |
|  | 1 | 1 | X |  |  |
| W |  | X | 1 | 1 | * |
|  | 1 |  |  | X |  |
|  |  |  |  |  |  |

$$
f(w, x, y, z)=x^{\prime} z^{\prime}+w^{\prime} x y^{\prime}+w x y
$$

## COMBINATIONAL CIRCUITS

> Combinational circuit is a circuit in which we combine the different gates in the circuit, for example encoder, decoder, multiplexer and demultiplexer.
Some of the characteristics of combinational circuits arefollowing:
> The output of combinational circuit at any instant of time, depends only on the levels present at inputterminals.
> The combinational circuit do not use any memory. The previousstate of input does not have any effect on the present state of the circuit.
> A combinational circuit can have an $n$ number of inputs and mnumber of outputs.

## COMBINATIONAL CIRCUITS

> Block diagram:
possible combinations of inputvalues.

> Specific functions: of combinational circuits
> Adders, subtractors , multiplexers, comparators , encoder, Decoder. MSI Circuits and standardcells

## ANALYSIS PROCEDURE

## Analysis procedure

Toobtain the output Boolean functions from a logic diagram, proceed as follows:
> Label all gate outputs that are a function of input variables with arbitrary symbols. Determine the Boolean functions foreachgate output.

Label the gates that are a function of input variables and previously labeled gates with other arbitrary symbols. Find the Boolean functions for these gates.
> Repeat the process outlined in step 2 until the outputs of the circuit are obtained.

## Design Procedure

$>$ The problem is stated
$>$ The number of available input variables andrequiredoutput variables is determined.
$>$ The input and output variables are assigned letter symbols.
$>$ The truth table that defines the required relationshipbetween inputs and outputs is derived.
$>$ The simplified Boolean function for each output is obtained.
$>$ The logic diagram is drawn.

## BINARY ADDERS

## ADDERS

## Half Adder

A Half Adder is a combinational circuit with two binary inputs (augends and addend bits and two binary outputs (sum and carry bits.) It adds the two inputs ( A and B ) and produces the sum $(\mathrm{S})$ and the carry $(\mathrm{C})$ bits.


Fig 1:Blockdiagram

$$
\text { Sum }=A^{\prime} B+A B^{\prime}=A \oplus B
$$

Carry=AB


Fig 2:Truthtable

## BINARYSUBTRACTORS

## Full subtractor

$>$ The full subtractor perform subtraction of three input bits: the minuend,
subtrahend , and borrow in and generates two output bits difference and
borrow out.


Fig 7:Blockdiagram

| Inputs |  |  | Difference | Borrow |
| :---: | :---: | :---: | :---: | :---: |
| A | B | $b_{1}$ | d | b |
| 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 1 | 1 |
| 0 | 1 | 0 | 1 | 1 |
| 0 | 1 | 1 | 0 | 1 |
| 1 | 0 | 0 | 1 | 0 |
| 1 | 0 | 1 | 0 | 0 |
| 1 | 1 | 0 | 0 | 0 |
| 1 | 1 | 1 | 1 | 1 |

Fig 8: Truthtable

$$
\begin{aligned}
& d=\bar{A} \bar{B} b_{i}+\bar{A} B \bar{b}_{i}+A \bar{B} \bar{b}_{i}+A B b_{i}=A \oplus B \oplus b_{i} \\
& b=\bar{A} \bar{B} b_{i}+\bar{A} B \bar{b}_{i}+\bar{A} B b_{i}+A B b_{i}=\bar{A} B+(\overline{A \oplus B}) b_{i}
\end{aligned}
$$

## PARALLEL ADDER ANDSUBTRACTOR

$\Rightarrow$ A binary parallel adder is a digital circuit that adds two binary numbers in parallel form and produces the arithmetic sum of those numbers in parallel form


Fig 9:paralleladder


Fig 10:parallelsubtractor

## CARRY LOOK-A- HEAD ADDER

> In parallel-adder, the speed with which an addition can be performed is governed by the time required for the carries to propagate or ripple through all of the stages of theadder.
> The look-ahead carry adder speeds up the process byeliminating this ripple carry delay.

$$
\begin{aligned}
\mathrm{S}_{n} & =\mathrm{P}_{n} \oplus \mathrm{C}_{n} \text { where } \mathrm{P}_{n}=\mathrm{A}_{n} \oplus \mathrm{~B}_{n} \\
\mathrm{C}_{\mathrm{on}} & =\mathrm{C}_{n+1}=\mathrm{G}_{n}+\mathrm{P}_{n} \mathrm{C}_{n} \text { where } \mathrm{G}_{n}=\mathrm{A}_{n} \cdot \mathrm{~B}_{n}
\end{aligned}
$$

## CARRY LOOK-A- HEAD ADDER



Fig:1 blockdiagram

## BINARY MULTIPLIER

-A binary multiplier is an electronic circuit used in digital electronics, such as a computer, to multiply two binary numbers. It is built using binary adders.

Example: (101 x 011)
Partial products are: 101 >


## BINARY MULTIPLIER

> We can also make an $n \times m$ "block" multiplier and use that to form partial products.
> Example: $2 \times 2$ - The logic equations for each partial-product binary digit are shownbelow
> We need to "add" the columns to get the product bits P0, P1, P 2 , and P 3

$\frac{+}{P_{3}} \frac{\left(a_{1} \cdot b_{1}\right)}{P_{2}} \frac{\left(a_{1} \cdot b_{0}\right)}{P_{1}} \frac{P_{0}}{}$


Fig 1: $2 \times 2$ multiplier array

## MAGNITUDE COMPARATOR

$>$ Magnitude comparator takes two numbers as input in binary form and determines whether one number is greater than, less than or equal to the other number.

## 1-Bit Magnitude Comparator

$>$ A comparator used to compare two bits is called a single bit comparator.


Fig :1 Block diagram

## MAGNITUDE COMPARATOR

| Inputs |  | Outputs |  |  |
| :---: | :---: | :---: | :---: | :---: |
| $A$ | $B$ | $A>B$ | $A=B$ | $A<B$ |
| 0 | 0 | 0 | 1 | 0 |
| 0 | 1 | 0 | 0 | 1 |
| 1 | 0 | 1 | 0 | 0 |
| 1 | 1 | 0 | 1 | 0 |



Fig 2:Logic diagram of 1-bit comparator

## MAGNITUDE COMPARATOR

## > 2 Bit magnitude comparator



Fig :3 Block diagram

| Inputs |  |  |  |  | Outputs |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{A}_{1}$ | $\mathbf{A}_{0}$ | $\mathbf{B}_{1}$ | $\mathbf{B}_{0}$ | $\mathbf{A}>\mathbf{B}$ | $\mathbf{A}=\mathbf{B}$ | $\mathbf{A}<\mathbf{B}$ |  |
| 0 | 0 | 0 | 0 | 0 | 1 | 0 |  |
| 0 | 0 | 0 | 1 | 0 | 0 | 1 |  |
| 0 | 0 | 1 | 0 | 0 | 0 | 1 |  |
| 0 | 0 | 1 | 1 | 0 | 0 | 1 |  |
| 0 | 1 | 0 | 0 | 1 | 0 | 0 |  |
| 0 | 1 | 0 | 1 | 0 | 1 | 0 |  |
| 0 | 1 | 1 | 0 | 0 | 0 | 1 |  |
| 0 | 1 | 1 | 1 | 0 | 0 | 1 |  |
| 1 | 0 | 0 | 0 | 1 | 0 | 0 |  |
| 1 | 0 | 0 | 1 | 1 | 0 | 0 |  |
| 1 | 0 | 1 | 0 | 0 | 1 | 0 |  |
| 1 | 0 | 1 | 1 | 0 | 0 | 1 |  |
| 1 | 1 | 0 | 0 | 1 | 0 | 0 |  |
| 1 | 1 | 0 | 1 | 1 | 0 | 0 |  |
| 1 | 1 | 1 | 0 | 1 | 0 | 0 |  |
| 1 | 1 | 1 | 1 | 0 | 1 | 0 |  |

Fig :4 Truthtable


Fig 5:Logic diagram of 2-bitcomparator

## BCD ADDER

## BCD Adder

> Perform the addition of two decimal digits in BCD, together with an input carry from a previous stage.

- When the sum is 9 or less, the sum is in proper BCD form and no correction is needed.
- When the sum of two digits is greater than 9, a correction of 0110 should be added to that sum, to produce the proper BCD result. This will produce a carry to be added to the next decimal position.


## BCD ADDER


$>$ A binary decoder is a combinational logic circuit that converts binary information from the $\mathbf{n}$ coded inputs to a maximum of 2 nunique outputs.
$>$ We have following types of decoders $2 \times 4,3 \times 8,4 \times 16 \ldots$

## 2x4 decoder



Fig 1: Blockdiagram

| Inputs |  | Output |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A | B | $D_{0}$ | $D_{2}$ | $D_{2}$ | $D_{3}$ |  |
| 0 | 0 | 1 | 0 | 0 | 0 |  |
| 0 | 1 | 0 | 1 | 0 | 0 |  |
| 0 | 1 | 0 | 0 | 1 | 0 |  |
| 1 | 1 | 0 | 0 | 0 | 1 |  |

Fig 2:Truthtable

Higher order decoder implementation using lower order.
Ex:4x16 decoder using 3x8decoders

> An Encoder is a combinational circuit that performs the reverse operation of Decoder. It has maximum of $2 n$ input lines and ' $n$ ' output lines.
$>$ It will produce a binary code equivalent to the input, which is active High.


Fig 1:block diagram of $4 \times 2$ encoder

## Octal to binaryencoder

|  | Octal digits |  |  | Binary |  |  |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
|  |  | $\mathrm{A}_{2}$ | $\mathrm{~A}_{1}$ | $\mathrm{~A}_{0}$ |  |  |
| $\mathrm{D}_{0}$ | 0 | 0 | 0 | 0 |  |  |
| $\mathrm{D}_{1}$ | 1 | 0 | 0 | 1 |  |  |
| $\mathrm{D}_{2}$ | 2 | 0 | 1 | 0 |  |  |
| $\mathrm{D}_{3}$ | 3 | 0 | 1 | 1 |  |  |
| $\mathrm{D}_{4}$ | 4 | 1 | 0 | 0 |  |  |
| $\mathrm{D}_{5}$ | 5 | 1 | 0 | 1 |  |  |
| $\mathrm{D}_{6}$ | 6 | 1 | 1 | 0 |  |  |
| $\mathrm{D}_{7}$ | 7 | 1 | 1 | 1 |  |  |

Fig 2:Truth table


Fig 3: Logic diagram

## Priority encoder

A 4 to 2 priority encoder has four inputs $Y_{3}, Y_{2}, Y_{1} \& Y_{0}$ and two outputs $A_{1}$ \&
$A_{0}$. Here, the input, $Y_{3}$ has the highest priority, whereas the input, $Y_{0}$ has the lowest priority.

| Inputs |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{Y}_{\mathbf{3}}$ | $\mathbf{Y}_{\mathbf{2}}$ | $\mathbf{Y}_{\mathbf{1}}$ | $\mathbf{Y}_{\mathbf{0}}$ | $\mathbf{A}_{\mathbf{1}}$ | $\mathbf{A}_{\mathbf{0}}$ | $\mathbf{V}$ |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 0 | 1 | 0 | 0 | 1 |
| 0 | 0 | 1 | x | 0 | 1 | 1 |
| 0 | 1 | x | x | 1 | 0 | 1 |
| 1 | x | x | x | 1 | 1 | 1 |

Fig 4:Truthtable
> Multiplexer is a combinational circuit that has maximum of 2 n data inputs, ' $n$ ' selection lines and single output line. One of these data inputs will be connected to the output based on the values of selection lines.
> We have different types of multiplexers $2 \times 1,4 \times 1,8 \times 1,16 \times 1,32 \times 1 \ldots . .$.


## MULTIPLEXERS



Fig 3: Logic diagram
$>$ Now let us implement the higher-order Multiplexer using lower-order Multiplexers.
$>$ Ex: $8 \times 1$ Multiplexer


Fig 3: 8x1 Multiplexer diagram

## MULTIPLEXERS

> Implementation of Boolean function usingmultiplexer
$>\mathrm{f}(\mathrm{A} 1, \mathrm{~A} 2, \mathrm{~A} 3)=\Sigma(3,5,6,7)$ implementation using $8 \times 1$ mux


## MULTIPLEXERS

$\mathrm{f}(\mathrm{A} 1, \mathrm{~A} 2, \mathrm{~A} 3)=\Sigma(3,5,6,7)$ implementation using $4 \times 1$ mux

## Method:1

| Minterms | $A_{1}$ | $A_{2}$ | $A_{3}$ |  |
| :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | 0 | 0 |
| 1 | 0 | 0 | 1 | 0 |
| 2 | 0 | 1 | 0 | 0 |
| 3 | 1 | 0 | 0 | 0 |
| 4 | 1 | 0 | 1 | 1 |
| 5 | 1 | 1 | 0 | 1 |
| 7 | 1 | 1 | 1 |  |


$A_{2} A_{3}$

## MULTIPLEXERS

## Method:2

| Minterm | $A_{1}$ | $A_{2}$ | $A_{3}$ |  | f |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | 0 | 0 |  |  |
| 1 | 0 | 0 | 1 | 0 | $\mathrm{f}=0$ | $I_{0}$ |
| 2 | 0 | I | 0 | 0 |  |  |
| 3 | 0 | 1 | 1 | 1 | $\mathrm{f}=A_{3}$ | $I_{1}$ |
| 4 | 1 | 0 | 0 | 0 |  |  |
| 5 | 1 | 0 | 1 | 1 | $f=A_{3}$ | $I_{2}$ |
| 6 | 1 | 1 | 0 | 1 |  |  |
| 7 | 1 | 1 | 1 | 1 | $\mathrm{f}=1$ | $I_{3}$ |


> A demultiplexer is a device that takes a single input line and routes it to one of several digitaloutputlines.
> A demultiplexer of $2^{n}$ outputs has $n$ select lines, which are used to select which output line to send theinput.
> We have $1 \times 2,1 \times 4,8 \times 1 \ldots$...Demultiplexers.


## Boolean functions for each outputas

$$
\begin{gathered}
Y_{3}=s_{1} s_{0} I \\
Y_{2}=s_{1} s_{0}{ }^{\prime} I \\
Y_{1}=s_{1}{ }^{\prime} s_{0} I \\
Y_{0}=s_{1}{ }^{\prime} s_{0}{ }^{\prime} I
\end{gathered}
$$



Fig:3 Logicdiagram

## CODE CONVERTERS

$>$ A code converter is a logic circuit whose inputs are bit patterns representing numbers (or character) in one code and whose outputs are the corresponding representation in a different code.

## Design of a 4-bit binary to gray codeconverter

| 4-bit bimary |  |  |  | 4-bit Gray |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{B}_{4}$ | 国 | 且2 | B | $0_{4}$ | $\mathrm{G}_{3}$ | G | G, |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 10 | 0 | 0 | 1 | 0 | 0 | 10 | 1 |
| 0 | 0 | 1 | 0 | 0 | 0 | 1 | 1 |
| 0 | 0 | 1 | 1 | 0 | 0 | 1 | 0 |
| 0 | 1 | 0 | 0 | 0 | 1 | 1 | 0 |
| 10 | 1 | 0 | 1 | 0 | 1 | 1 | 1 |
| 0 | 1 | 1 | 0 | 0 | 1 | 0 | 1 |
| 0 | 1 | 1 | 1 | 0 | 1 | 0 | 0 |
| 1 | 0 | 0 | 0 | 1 | 1 | 0 | 0 |
| 1 | 0 | 0 | 1 | 1 | 1 | 0 | 1 |
| 1 | 0 | 1 | 0 | 1 | 1 | 1 | 1 |
| 1 | 0 | 1 | 1 | 1 | 1 | 1 | 0 |
| 1 | 1 | 0 | 0 | 1 | 0 | 1 | 0 |
| 1 | 1 | 0 | 1 | 1 | 0 | 1 | 1 |
| 1 | 1 | 1 | 0 | 1 | 0 | 10 | 1 |
| 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 |

Fig :1 Truthtable


Fig: 2 Logicdiagram

## HAZARDS AND GLITCHES

> glitch: unwanted output
> A circuit with the potential for a glitch has a hazard.
Glitches occur when different pathways have different delays

- Causes circuit noise
- Dangerous if logic makes a decision while output is unstable
> Solutions
- Design hazard-free circuit
- Difficult when logic is multilevel
- Wait until signals are stable


## TYPES OF HAZARDS

> Static 1-hazard

- Output should stay logic 1

${ }^{1} 0_{0}^{1}$

- Gate delays cause brief glitch to logic 0
> Static 0-hazard
- Output should stay logic 0
- Gate delays cause brief glitch to logic 1
$0^{1} \underline{0}$
> Dynamic hazards
- Output should toggle cleanly
- Gate delays cause multiple transitions


## STATIC HAZARDS

> Often occurs when a literal and its complement momentarily assume the same value

- Through different paths with different delays
- Causes an (ideally) static output to glitch

> Often occurs when a literal assumes multiple values
- Through different paths with different delays
- Causes an output to toggle multiple times


Dynamic hazards


Dynamic hazard

## ELIMINATING STATIC HAZARDS

> Key idea: Glitches happen when a changing input spans separate Kmap encirclements

- Example: 1101 to 0101 change can cause a static-1 glitch

- ABCD: $1101 \rightarrow 0101$



## ELIMINATING STATIC HAZARDS

> Solution: Add redundant K-map encirclements

- Ensure that all single-bit changes are covered by same block
- First eliminate static-1 hazards: Use SOP form
- If need to eliminate static-0 hazards, use POS form
> Technique only works for 2-level logic

$$
F=A C^{\prime}+A^{\prime} D+C^{\prime} D
$$



## ELIMINATING STATIC HAZARDS

We can eliminate static hazards in 2-level logic for single-bit changes

- Eliminating static hazards also eliminates dynamic hazards

Hazards are a difficult problem

- Multiple-bit changes in 2-level logic are hard
- Static hazards in multilevel logic are harder
- Dynamic hazards in multilevel logic are harder yet


## MODULE-V <br> SEQUENTIAL CIRCUITS FUNDAMENTALS

Basic Architectural Distinctions between Combinational and Sequential circuits, SR Latch, Flip Flops: SR, JK, JK Master Slave, D and T Type Flip Flops, Excitation Table of all Flip Flops, Timing and Triggering Consideration, Conversion from one type of Flip-Flop to another. Registers and Counters: Shift Registers - Left, Right and Bidirectional Shift Registers, Applications of Shift Registers - Design and Operation of Ring and Twisted Ring Counter, Operation of Asynchronous and Synchronous Counters
$>$ Combinational and Sequential circuits,
>SR Latch, Flip Flops: SR, JK, JK Master Slave,
$>$ D and T Type Flip Flops, Excitation Table of all Flip Flops,
$>$ Timing and Triggering Consideration,
>Shift Registers - Left, Right and Bidirectional Shift Registers, Operation of
Asynchronous and
>Synchronous Counters.

## SEQUENTIAL CIRCUITS

> Gated latch is a basic latch that includesinput gating and a control signal.
> The latch retains its existing state when the control input is equal to 0 .
>Its state may be changed when the control signal is equal to 1 . In our discussion we referred to the control input as the clock.
> We consider two types of gated latches:

- Gated SR latch uses the $S$ and $R$ inputs to set the latch to 1
- Gated D latch uses the Dinput to force the latch into a state that has the same logic value as the Dinput.


## SEQUENTIAL CIRCUITS

> Basic latch is a feedback connection oftwo NOR gates or two NAND gates.
> It can store one bit ofinformation.
> It can be set to 1 using the $S$ input andreset to 0 using the Rinput.

$>$ A feedback loop with even numberof inverters
$\Rightarrow$ If $A=0, B=1$ or when $A=1, B=0$
$>$ This circuit is not useful due to the lack ofa mechanism for changing its state

## RS LATCH:


(b) Characteristic table


(d) Graphical symbol

(a) Circuit

(b) Characteristic table

(c) Graphical symbol


## FLIP FLOPS:

> A flip-flop is a storage element based onthe gated latch principle.
> It can have its output state changed onlyon the edge of the controlling clock signal.

## Types Of Flip-flops:

> SR flip-flop (Set, Reset)
> T flip-flop (Toggle)
> D flip-flop (Delay)
> JK flip-flop
> Edge-triggered flip-flop is affected only by the input values present when the active edge ofthe clock occurs
> Master-slave flip-flop is built with twogated latches
> The master stage is active during half of the clock cycle, and the slave stage is active during the other half.
> The output value of the flip-flop changes on the edge of the clock that activates the transfer into the slave stage

## SR FLIP FLOP



| INPUTS |  |  | OUTPU <br> T | STATE |
| :---: | :---: | :---: | :---: | :---: |
| CLK | S | R | Q |  |
| X | 0 | 0 | No <br> Change | Previous |
| $\mathbf{4}$ | 0 | 1 | 0 | Reset |
| $\boldsymbol{4}$ | 1 | 0 | 1 | Set |
| $\boldsymbol{4}$ | 1 | 1 | - | Forbidde <br> n |

## SR FLIPFLOP EXCITATION TABLE \&TIMING DIAGRAM

| SR FLIP-FLOP |  |  |  |
| :--- | :--- | :---: | :---: |
| $Q(t)$ | $Q(t+1)$ | $S$ | $R$ |
| 0 | 0 | 0 | $\times$ |
| 0 | 1 | 1 | 0 |
| 1 | 0 | 0 | 1 |
| 1 | 1 | $\times$ | 0 |



(a) Logic diagram with NAND gates

(b) Graphical symbol

| $Q$ | $D$ | $Q[t+1]$ |
| :---: | :---: | :---: |
| 0 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 0 | 0 |
| 1 | 1 | 1 |

(c) Transition table

## D FLIPFLOP EXCITATION TABLE \&TIMING DIAGRAM:

| Present <br> state $\left(Q_{n}\right)$ | Next state <br> $\left(Q_{n+1}\right)$ | $D$ |
| :--- | :---: | :---: |
| 0 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 0 | 0 |
| 1 | 1 | 1 |



(a) Logic diagram

(b) Graphical symbol

| Q | $T$ | $Q(t+1)$ |
| :---: | :---: | :---: |
| 0 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 0 |

(c) Transition table


$$
\begin{array}{cc|c}
J & K & Q(t+1) \\
\hline O & O & Q(t) \\
O & 1 & O \\
1 & O & 1 \\
1 & 1 & \bar{Q}(t)
\end{array}
$$


(b) Characteristic table
(c) Graphical symbol

## JK FLIPFLOP

| Q Output |  | Inputs |  |
| :---: | :---: | :---: | :---: |
| Present <br> State | Next <br> State | $\mathbf{J}_{\mathbf{n}}$ | $\mathbf{K}_{\mathbf{n}}$ |
| 0 | 0 | 0 | x |
| 0 | 1 | 1 | x |
| 1 | 0 | x | 1 |
| 1 | 1 | x | 0 |



## MASTER SLAVE JK FLIPFLOP



Sample inputs while clock high
Sample inputs while clock low


Correct Toggle Operation

## CONVERSION OF FLIPFLOP:

1. Draw the block diagram of the target flip flop from the given problem.
2. Write truth table for the target flip-flop.
3. Write excitation table for the available flipflop.
4. Draw k-map for target flip-flop.
5. Draw the block diagram.

## JK TO SR FLIPFLOP:

- Characteristic Table

| S | R | $\mathrm{Q}(\mathbf{t}+\mathbf{1})$ | Operation |
| :---: | :---: | :---: | :--- |
| 0 | 0 | $Q(t)$ | No change |
| 0 | 1 | 0 | Reset |
| 1 | 0 | 1 | Set |
| 1 | 1 | $?$ | Undefined |

- Characteristic Equation

$$
Q(t+1)=J \bar{Q}+\bar{K} Q
$$

- Excitation Table

| $\mathbf{Q ( t )}$ | $\mathbf{Q ( t + 1 )}$ | $\mathbf{J}$ | $\mathbf{K}$ | Operation |
| :---: | :---: | :--- | :--- | :--- |
| 0 | 0 | 0 | X | No change |
| 0 | 1 | 1 | X | Set |
| ${ }^{2}$ Change |  |  |  |  |
| 1 | 0 | X | 1 | Reset |
| 1 | 1 | X | 0 | No Change |


| $\mathbf{J}$ | $\mathbf{K}$ | $\mathbf{Q}(\mathbf{t}+\mathbf{1})$ | Operation |
| :---: | :---: | :---: | :--- |
| 0 | 0 | $Q(t)$ | No change |
| 0 | 1 | 0 | Reset |
| 1 | 0 | 1 | Set |
| 1 | 1 | $\bar{Q}(t)$ | Complement <br> (Toggle) |



[^0]
## CHARACTERISTIC EQUATION:

| Flip-flop | Characteristic Equation |
| :---: | :--- |
| $D$ | $Q(t+1)=D$ |
| $T$ | $Q(t+1)=T \oplus Q(t)$ |
| $S R$ | $Q(t+1)=S+R^{\prime} Q(t)$ |
| $J K$ | $Q(t+1)=J Q(t)^{\prime}+K Q(t)$ |

## COUNTERS:

> Counters are a specific type of sequential circuit.
> Like registers, the state, or the flip-flop values themselves, serves as the "output."
> The output value increases by one on each clock cycle.
> After the largest value, theoutput "wraps around" back to 0.
> Counters can act as simple clocks to keep track of "time."

## ASYNCHRONOUS COUNTERS:

> Asynchronous counter created from two JK flip-flops An asynchronous (ripple) counter is a single d-type flip-flop, with its J (data) input fed from its own inverted output. This circuit can store one bit, and hence can count from zero to one before it overflows (starts over from 0 ).

## ASYNCHRONOUS UP/DOWN COUNTERS:


"Up" count sequence

$Q_{1} 0 \begin{array}{llllllllllllllll}1 & 0 & 1 & 0 & 0 & 1 & 1 & 0 & 1 & 1 & 0 & 0 & 1 & 1\end{array}$
$\mathrm{Q}_{2} \mathrm{O}$

$Q_{3}$|  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

"Down" count sequence


$\overline{Q_{1}}$| 1 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |



| $\mathrm{Q}_{3}$ | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

## SYNCHRONOUS COUNTERS:

> The counters which use clock signal to change their transition are called "synchronous counters". this means the synchronous counters depends on their clock input to change state values. in synchronous counters, all flip flops are connected to the same clock signal and all flip flops will trigger at the same time.

## Types of Counters:

> 4 bit Binary synchronous UP\& DOWN counter
> 4 bit Binary synchronous UP / DOWN counter
> $B C D$ counters
> Ring counters
> Johnson counters etc.

## JOHNSON COUNTERS:



| Johnson counter |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| State | Q0 | Q1 | Q2 | Q3 |
| $\mathbf{0}$ | 0 | 0 | 0 | 0 |
| $\mathbf{1}$ | 1 | 0 | 0 | 0 |
| 2 | 1 | 1 | 0 | 0 |
| $\mathbf{3}$ | 1 | 1 | 1 | 0 |
| $\mathbf{4}$ | 1 | 1 | 1 | 1 |
| $\mathbf{5}$ | 0 | 1 | 1 | 1 |
| $\mathbf{6}$ | 0 | 0 | 1 | 1 |
| $\mathbf{7}$ | 0 | 0 | 0 | 1 |
| $\mathbf{0}$ | 0 | 0 | 0 | 0 |

## SHIFT REGISTER:

> Shift registers, like counters, are a form of sequential logic. Sequential logic, unlike Combinational Logic is not only affected by the present inputs, but also, by the prior history. In other words, sequential logic remembers past events. Basic shift registers are classified by structure according to the

## Types of Shift Registers:

> Serial-in/serial-out
> Parallel-in/serial-out
> Serial-in/parallel-out
> Universal parallel-in/parallel-out

## SERIAL IN TO PARALLEL OUTPUT:

4-bit Parallel Data Output


| Clock Pulse No | QA | QB | QC | QD |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 |
| 1 | 1 | 0 | 0 | 0 |
| 2 | 0 | 1 | 0 | 0 |
| 3 | 0 | 0 | 1 | 0 |
| 4 | 0 | 0 | 0 | 1 |
| 5 | 0 | 0 | 0 |  |

## SERIAL IN TO SERIAL OUTPUT:



## PARALLEL IN TO SERIAL OUTPUT:



## PARALLEL IN TO PARALLEL OUTPUT:

4-bit Parallel Data Output



[^0]:    I woll sal fumatay flanimu Hombamantale

