# IARE TO LIBERTY

### INSTITUTE OF AERONAUTICAL ENGINEERING

(Autonomous) Dundigal, Hyderabad -500 043

### COMPUTER SCIENCE AND ENGINEERING

### **COURSE DESCRIPTOR**

Course Title	ANALOG AND DIGITAL ELECTRONICS						
Course Code	AECB05	AECB05					
Program	B.Tech						
Semester	THREE						
Course Type	Core						
Regulation	IARE - R18	3					
		Theory		Prac	etical		
Course Structure	Lectures	Tutorials	Credits	Laboratory	Credits		
	3	1	4	-	-		
Course Coordinator	Ms.M.Lava	nya, Assistant	Professor				

#### I. COURSE OVERVIEW:

This course provides the basic knowledge over the construction and functionality of the basic electronic devices such as diodes and transistors. It also provides the information about the uncontrollable and controllable electronic switches and the flow of current through these switches in different biasing conditions and also will make them to learn the basic theory of switching circuits and their applications in specified relationship between signals at the input and output terminals. They will be able to design combinational and sequential circuitsdetail. Starting from a problem statement they will learn to design circuits of logic gates that have a. They will learn to design counters, adders, sequence detectors.

### II. COURSE PRE-REQUISITES:

Level	Course Code	Semester	Prerequisites
В ТЕСН	AHSB13	II	Semiconductor Physics

### III. MARKSDISTRIBUTION:

Subject	SEE Examination	CIAExamination	Total Marks
Analog And Digital Electronics	70 Marks	30 Marks	100

#### IV. DELIVERY / INSTRUCTIONAL METHODOLOGIES:

×	Chalk & Talk	<b>'</b>	Quiz	/	Assignments	×	MOOCs
~	LCD / PPT	<b>/</b>	Seminars	×	Mini Project	~	Videos
x	Open Ended Experiments						

#### V. EVALUATION METHODOLOGY:

The course will be evaluated for a total of 100 marks, with 30 marks for Continuous Internal Assessment (CIA) and 70 marks for Semester End Examination (SEE). Out of 30 marks allotted for CIA during the semester, marks are awarded by taking average of two CIA examinations or the marks scored in the make-up examination.

**Semester End Examination (SEE):** The SEE is conducted for 70 marks of 3 hours duration. The syllabus for the theory courses is divided into FIVE modules and each module carries equal weightage in terms of marks distribution. The question paper pattern is as follows. Two full questions with "either" or "choice" will be drawn from each module. Each question carries 14 marks. **Therecouldbe a maximum of two sub divisions in aquestion.** 

The expected percentage of cognitive level of the questions is broadly based on the criteria given in Table: 1.

Table 1: The expected percentage of cognitive level of questions in SEE.

Percentage of Cognitive Level	Blooms Taxonomy Level
10 %	Remember
50 %	Understand
25 %	Apply
15 %	Analyze
0 %	Evaluate
0 %	Create

### **Continuous Internal Assessment (CIA):**

CIA is conducted for a total of 30 marks (Table 2), with 20 marks for Continuous Internal Examination (CIE), 05 marks for Quiz and 05 marks for Alternative Assessment Tool (Table 3).

Table 2: Assessment pattern for CIA

Component		Total Maulta			
Type of Assessment	CIE Exam	Quiz	AAT	Total Marks	
CIA Marks	20	05	05	30	

### **Continuous Internal Examination (CIE):**

Two CIE exams shall be conducted at the end of the 8th and 16th week of the semester respectively. The CIE exam is conducted for 20 marks of 2 hours duration consisting of five descriptive type questions out of which four questions have to be answered where, each question carries 5 marks. Marks are awarded by taking average of marks scored in two CIE exams

#### **Quiz – Online Examination:**

Two Quiz exams shall be online examination consisting of 25 multiple choice questions and are to be answered by choosing the correct answer from a given set of choices (commonly four). Such a question paper shall be useful in testing of knowledge, skills, application, analysis, evaluation and understanding of the students. Marks shall be awarded considering the average of two quiz examinations for every course.

### **Alternative Assessment Tool (AAT):**

This AAT enables faculty to design own assessment patterns during the CIA. The AAT converts the classroom into an effective learning center. The AAT may include tutorial hours/classes, seminars, assignments, term paper, open ended experiments, METE (Modeling and Experimental Tools in Engineering), five minutes video, MOOCs etc. The AAT chosen for this course is given in table 3.

Table 3: Assessment pattern for AAT

5 Minutes Video	Assignment	Tech-talk	Seminar	Open Ended Experiment
20%	30%	30%	10%	10%

#### VI. COURSE OBJECTIVES:


The stude	The students will try to learn:							
I	The Fundamental knowledge of the operational principles and characteristics of							
	semiconductor devices and their applications.							
II	The basic concept of number systems, Boolean algebra and optimized implementation							
	of combinational and sequential circuits.							
III	The perceive subsequent studies in the Area of microprocessors, microcontrollers, VLSI							
	design and embedded systems effectively use of fundamentals of digital electronics.							

### VII. COURSE OUTCOMES:

After succ	After successful completion of the course, students will be able to:				
	Course Outcomes				
		Taxonomy)			
CO 1	<b>Recall</b> the properties of semiconductor materials which form the basis	Remember			
	for the formation of PN junction diode.				

CO 2	<b>Illustrate</b> the volt-ampere characteristics of semiconductor devices for	Understand
	finding cut-in voltage, resistance and capacitance.	
CO 3	<b>Apply</b> the pn junction characteristics for the diode applications such as switch and rectifiers.	Apply
CO 4	<b>Explain half</b> wave and full wave rectifier circuits with filter and without filtersfor conversion of alternating current in to direct current.	Understand
CO 5	<b>Interpret</b> DC and AC load line analysis of different amplifiers for optimal operating level regardless of input, load placed on the device.	Understand
CO 6	<b>Analyse</b> the input and output characteristics of transistor configurations and small signal h-parameter models for determining the input - output resistances, current gain and voltage gain	Analyze
CO 7	<b>Compare</b> the binary decimal, octal and hexadecimal number systems in terms of basic arithmetic operations.	Analyze
CO 8	<b>Identify</b> the functionality of logic gates, parity code and hamming code techniques for error detection and correction of single bit in digital systems.	Apply
CO 9	<b>Apply</b> Boolean postulates and theorems,k-map and tabular methods for obtaining minimized Boolean expressions.	Apply
CO 10	<b>Develop</b> gate level combinational circuits to built adders, subtractors, multiplexers, demultiplexers, encoder and decoders.	Apply
CO 11	<b>Describe</b> the operation of Flip-Flops and latches for constructing sequential circuits.	Understand
CO 12	<b>Implement</b> the synchronous& asynchronous counters for memory storing applications.	Apply

### COURSE KNOWLEDGE COMPETENCY LEVELS



### VIII.HOW PROGRAM OUTCOMES ARE ASSESSED:

	Program Outcomes	Strength	Proficiency Assessed by
PO 1	Engineering knowledge: Apply the knowledge of mathematics, science, engineeringfundamentals, and an	3	SEE, CIE, AAT, QUIZ

	Program Outcomes	Strength	Proficiency Assessed by
	engineering specialization to the solution of complex engineering problems.		
PO 2	Problem analysis: Identify, formulate, review research literature, and analyze complexengineering problems reaching substantiated conclusions using first principles of mathematics, natural sciences, and engineering sciences	3	SEE, CIE, AAT, QUIZ
PO3	Design/development of solutions: Design solutions for complex engineering problems and design system components or processes that meet the specified needs with appropriate consideration for the public health and safety, and the cultural, societal, and environmental considerations.	3	SEE, CIE, AAT, QUIZ

**<sup>3 =</sup> High; 2 = Medium; 1 = Low** 

### IX. HOW PROGRAM SPECIFIC OUTCOMES ARE ASSESSED:

	Program Specific Outcomes	Strength	Proficiency assessed by
PSO 1	Understand, design and analyze computer programs in the areas related to Algorithms, System Software, Web Design, Big data, Artificial Intelligence, Machine Learning and Networking.	1	Seminar

**<sup>3 =</sup> High; 2 = Medium; 1 = Low** 

### **X.** MAPPING OF EACH CO WITH PO(s), PSO(s):

Course Outcomes		Program Outcomes											Program Specific Outcomes		
	1	2	3	4	5	6	7	8	9	10	11	12	1	2	3
CO 1	√	-	-	-	-	-	-	-	-	-	-	-	-	-	-
CO 2	V	1	-	-	-	-	-	-	-	-	-	-	-	-	-
CO 3	-	1	-	-	-	-	-	-	-	-	-	-	-	-	-
CO 4	V	-	-	-	-	-	-	-	-	-	-	-	-	-	-
CO 5	V	-	V	-	-	-	-	-	-	-	-	-	-	-	-
CO 6	V	-	V	-	-	-	-	-	-	-	-	-	√	-	-
CO 7	√	-	-	-	-	-	-	-	-	-	-	-	-	-	-
CO 8	V	V	-	-	-	-	-	-	-	-	-	-	-	-	-
CO 9	V	V	-	-	-	-	-	-	-	-	-	-	√	-	-
CO 10	<b>√</b>	1	-	-	-	-	-	-	-	-	-	-	-	-	-
CO 11	V	-	V	-	-	-	-	-	-	-	-	-	-	-	-
CO 12	-	1	V	-	-	-	-	-	-	-	-	-	$\sqrt{}$	1	-

## $\textbf{XI. JUSTIFICATIONS FOR CO} - \textbf{(PO, PSO)} \ \textbf{MAPPING-DIRECT}$

Course	POs/	Justification for mapping (Students will be able to)	No. of key
Outcomes	<b>PSOs</b>	2-2	competencies
CO1	PO 1	Recall the semiconductor device properties ( <b>knowledge</b> ) for	1
		understanding conduction, Fermi-levels, barrier potentials	
		through energy band diagrams, diffusion and drift currents in	
004	DO 1	the device characteristics by applying the principles of <b>science</b>	2
CO2	PO 1	Illustrate the volt-ampere characteristics ( <b>knowledge</b> ) of semiconductor devices to derive <b>mathematical model</b> for	2
		diode current, static and dynamic resistance by applying the	
	PO 2	principles of <b>mathematical</b> model and <b>science</b> Understand the given <b>problem statement</b> and <b>formulate</b> the	5
	102	static and dynamic resistance from the volt-ampere	3
		characteristics of the semiconductor devicesusing <b>first</b>	
		principles of mathematics, natural sciences, and	
		engineering sciences	
CO3	PO 2	Apply ( <b>knowledge</b> ) the given the diode application	4
		problemstatement and finding the solution implementation	
		of rectifier circuits	
CO4	PO1	Understand the pn junction characteristics for the diode	2
		applications of diode as switch, and rectifiers for <b>complex</b>	
		<b>engineering problems</b> by applying the principlesof	
		mathematics, science.	
CO5	PO 1	Interpret (Understand) DC and AC load line analysis of	2
		different amplifiers for optimal operating level by	
		applying Mathematics, science engineering for complex	
		engineering problems.	_
	PO3	<b>Design</b> an amplifier from the AC and DC load line analysis by	5
		applying solutions for <b>complex engineering problems and</b>	
COC	DO 1	design system components.	2
CO6	PO 1	Analyse (Understand) the input and output characteristics of	2
		transistor configurations and determine the input output resistance, current and voltage gains by applying theprinciples	
		of <b>mathematics</b> , science.	
	PO3	Design a transistor configuration and find input andoutput	3
	100	characteristicsby applying in <b>design system components.</b>	
	PSO1	Develop the capability to <b>analyze</b> and <b>design</b> simple circuits	2
	1501	containing nonlinear elements such as transistors using the	2
		concepts of load lines, operating points and incremental	
		analysis.	
CO7	PO 1	Understand the number systems, binary addition and	1
		subtraction, 2's complement representation and operations,	
		Complements of numbers, codes- binary codes, BCD code by	
		applying itsmathematical properties.	
CO8	PO 1	Understand the <b>fundamentals</b> of basic logic gates and	2
		universal gate for the solution of <b>complex</b>	
		engineeringproblems such as conversions of gates.	
	PO2	Identify the given <b>problem statement</b> and solve it using error	2
		detecting and correcting codes by applying its <b>mathematical</b>	
		properties.	
CO9	PO 1	Identify the importance of SOP and POS canonical forms in	2
		the optimization of <b>conventional boolean</b> formulas in general	
		and digital circuits.	1

Course Outcomes	POs/ PSOs	Justification for mapping (Students will be able to)	No. of key competencies
	PO 2	Understand the given <b>problem statement</b> and tabulate Unit	5
		distance code, alphanumeric codes, and error detecting and	
		correcting codes by using itsmathematical properties.	
	PSO1	Analyze the basic theorems and its properties, switching	1
		functions, canonical and standard form by applying its	
		mathematical models.	
CO10	<b>PO</b> 1	Demonstrate the design procedures of half and full Adders,	2
		subtractors, serial and parallel adders, BCD Adder for	
		fundamental block realization in any processor <b>complex</b>	
		engineering problems by applying the principlesof	
	DO 4	mathematics.	1
	PO 2	Explain the serial adder, 1's complement subtractor, 2's	1
		complement subtractor by applying Boolean <b>algebraic theorems</b> .	
CO11	PO 1		2
Con	POI	Illustrate bi-stable elements like latches, flip-flop and illustrate the <b>excitation tables</b> of different flip flops for <b>memory</b>	2
		storage elements.	
	PO3	<b>Development of solutions</b> for different data conversions of the	5
	103	flip flops by applying excitation tables and <b>design system</b>	
		components.	
CO12	PO 2	Implement the Asynchronous counters using design	5
0012	101	procedure of sequential circuit and excitation tables of flip –	
		flops for memory harvesting applications.	
	PO3	<b>Design solutions for</b> different type of counters using excitation	5
		table of flip flops by applying engineering <b>problems and</b>	
		design system components.	
	PSO 1	Develop the synchronous and asynchronous universal shift	1
		registers by applying the <b>fundamental blocks</b> of shift	
		registers.	

### XII. TOTAL COUNT OF KEY COMPETENCIES FOR CO – (PO, PSO) MAPPING

Course		Program Outcomes / No. of Key Competencies Matched												Program Specific Outcomes/ Number of key competencies		
Outcomes	1	2	3	4	5	6	7	8	9	10	11	12	1	2	3	
	3	10	10	11	1	5	3	3	12	5	12	12	2	2	2	
CO 1	1	-	-	-	-	-	-	-	-	-	-	-	-	-	-	
CO 2	2	5	-	-	-	-	-	-	-	-	-	-	-	-	-	
CO 3	-	4	-	-	-	-	-	-	-	-	-	-	-	-	-	
CO 4	2	-	-	-	-	-	-	-	-	-	-	-	-	-	-	
CO 5	2	-	5	-	-	-	-	-	-	-	-	-	-	-	-	
CO 6	2	-	3	-	-	-	-	-	-	-	-	-	1	-	-	
CO 7	1	_	-	-	-	-	-	-	-	-	-	-	-	-	-	

CO 8	2	2	-	-	-	-	-	-	-	-	-	-	-	-	-
CO 9	2	5	-	-	-	-	-	-	-	-	-	-	1	-	-
CO 10	2	1	-	-	-	-	-	-	-	-	-	-	-	-	-
CO 11	2	-	5	-	-	-	-	-	-	-	-	-	-	-	-
CO 12	-	5	5	1	1	-	-	-	-	1	-	-	1	1	-

### XIII.PERCENTAGE OF KEY COMPETENCIES FOR CO – (PO, PSO):

Course		Program Outcomes / No. of key competencies													Program SpecificOutcomes / No. of key competencies			
Outcomes	1	2	3	4	5	6	7	8	9	10	11	12	1	2	3			
	3	10	10	11	1	5	3	3	12	5	12	12	2	1	2			
CO 1	33.3	0.0	0.0	0.0	0.0	0.0	0.0	0.0	0.0	0.0	0.0	0.0	0.0	0.0	0.0			
CO 2	66.7	50.0	0.0	0.0	0.0	0.0	0.0	0.0	0.0	0.0	0.0	0.0	0.0	0.0	0.0			
CO 3	0.0	40.0	0.0	0.0	0.0	0.0	0.0	0.0	0.0	0.0	0.0	0.0	0.0	0.0	0.0			
CO 4	66.7	0.0	0.0	0.0	0.0	0.0	0.0	0.0	0.0	0.0	0.0	0.0	0.0	0.0	0.0			
CO 5	66.7	50.0	50.0	0.0	0.0	0.0	0.0	0.0	0.0	0.0	0.0	0.0	100.0	0.0	0.0			
CO 6	66.7	0.0	30.0	0.0	0.0	0.0	0.0	0.0	0.0	0.0	0.0	0.0	0.0	0.0	0.0			
CO 7	33.3	0.0	0.0	0.0	0.0	0.0	0.0	0.0	0.0	0.0	0.0	0.0	0.0	0.0	0.0			
CO 8	66.7	20.0	0.0	0.0	0.0	0.0	0.0	0.0	0.0	0.0	0.0	0.0	0.0	0.0	0.0			
CO 9	66.7	50.0	0.0	0.0	0.0	0.0	0.0	0.0	0.0	0.0	0.0	0.0	100.0	0.0	0.0			
CO 10	66.7	10.0	0.0	0.0	0.0	0.0	0.0	0.0	0.0	0.0	0.0	0.0	0.0	0.0	0.0			
CO 11	66.7	0.0	50.0	0.0	0.0	0.0	0.0	0.0	0.0	0.0	0.0	0.0	0.0	0.0	0.0			
CO 12	0.0	50.0	50.0	0.0	0.0	0.0	0.0	0.0	0.0	0.0	0.0	0.0	100.0	0.0	0.0			

### XIV. COURSE ARTICULATION MATRIX (PO – PSO MAPPING)

COs and POs and COs and PSOs on the scale of 0 to 3, **0** being **no correlation**, **1** being the **low correlation**, **2** being **medium correlation** and **3** being **high correlation**.

 $\begin{array}{ll} \textbf{0} - \textbf{0} \leq \textbf{\textit{C}} \leq 5\% - \text{Nocorrelation}; & \textbf{2} - 40 \% < \textbf{\textit{C}} < 60\% - \text{Moderate}. \\ \textbf{1} - 5 < \textbf{\textit{C}} \leq 40\% - \text{Low/ Slight}; & \textbf{3} - 60\% \leq \textbf{\textit{C}} < 100\% - \text{Substantial /High} \\ \end{array}$ 

Course Outcomes					Prog	gram	Outco	omes					Program Specific Outcomes		
Outcomes	1	2	3	4	5	6	7	8	9	10	11	12	1	2	3
CO 1	1	-	ı	1	-	1	ı	1	-	-	-	-	-	-	-
CO 2	3	2	-	-	-	1	ı	1	-	-	-	-	-	-	-
CO 3	-	2	-	-	-	-	-	-	-	-	-	-	-	-	-
CO 4	3	-	-	-	-	-	-	-	-	-	-	-	-	-	-
CO 5	3	-	2	-	-	-	1	-	-	-	-	-	3	-	-
CO 6	3	-	1	-	-	-	-	-	-	-	-	-	-	-	-
CO 7	1	-	-	-	-	-	1	-	-	-	-	-	-	-	-
CO 8	3	1	-	-	-	-	-	-	-	-	-	-	-	-	-
CO 9	3	2	-	-	-	-	1	-	-	-	-	-	3	-	-
CO 10	3	1	-	-	-	-	1	-	-	-	-	-	-	-	-
CO 11	3	-	2	-	-	1	1	-	-	-	-	-	-	-	-
CO 12	1	2	2	1	-	ı	ı	-	-	-	-	-	3	-	-
TOTAL	26	10	7	1	-	ı	ı	-	-	-	-	-	9	-	-
AVERAGE	2.6	1.6	1.7	1		-	-	-					3		-

### XV. ASSESSMENT METHODOLOGY - DIRECT

CIE Exams	PO 1,PO 2	SEE Exams	PO 1,PO 2	Assignments	-	Seminars	PO 1
Laboratory Practices	-	Student Viva	-	Mini Project	-	Certification	-
Term Paper	-						

### XVI. ASSESSMENT METHODOLOGY - INDIRECT

<b>~</b>	Early Semester Feedback	>	End Semester OBE Feedback
Х	Assessment of Mini Projects by Experts		

#### XVII. SYLLABUS

### MODULE-I DIODE AND APPLICATIONS

Diode - Static and Dynamic resistances, Equivalent circuit, Load line analysis, Diffusion and Transition Capacitances, Diode Applications: Switch-Switching times. Rectifier - Half Wave Rectifier, Full Wave Rectifier, Bridge Rectifier, Rectifiers with Capacitive Filter

### MODULE-II BIPOLAR JUNCTION TRANSISTOR (BJT)

Principle of Operation and characteristics - Common Emitter, Common Base, Common Collector Configurations, Operating point, DC & AC load lines, Transistor Hybrid parameter model, Determination of hparameters from transistor characteristics, Conversion of h-parameters.

### MODULE-III NUMBER SYSTEMS

Number systems, Complements of Numbers, Codes- Weighted and Non-weighted codes and its Properties, Parity check code and Hamming code.

Boolean Algebra: Basic Theorems and Properties, Switching Functions- Canonical and Standard Form, Algebraic Simplification, Digital Logic Gates, EX-OR gates, Universal Gates, Multilevel NAND/NOR realizations.

### MODULE-IV | MINIMIZATION OF BOOLEAN FUNCTIONS

Karnaugh Map Method - Up to five Variables, Don't Care Map Entries, Tabular Method, Combinational Logic Circuits: Adders, Subtractors, comparators, Multiplexers, Demultiplexers, Encoders, Decoders and Code converters, Hazards and Hazard Free Relations

### MODULE-V SEQUENTIAL CIRCUITS FUNDAMENTALS

Basic Architectural Distinctions between Combinational and Sequential circuits, SR Latch, Flip Flops: SR, JK, JK Master Slave, D and T Type Flip Flops, Excitation Table of all Flip Flops, Timing and Triggering Consideration, Conversion from one type of Flip-Flop to another. Registers and Counters: Shift Registers – Left, Right and Bidirectional Shift Registers, Applications of Shift Registers - Design and Operation of Ring and Twisted Ring Counter, Operation of Asynchronous and Synchronous Counters.

### **Text Books:**

- 1. Electronic Devices and Circuits "Jacob Millman", McGraw Hill Education, 2017
- 2. Electronic Devices and Circuits theory "Robert L. Boylestead, Louis Nashelsky",11<sup>th</sup>Edition, Pearson, 2009.
- 3. Switching and Finite Automata Theory, "ZviKohavi&Niraj K. Jha, 3<sup>rd</sup>Edition", Cambridge, 2010
- 4. Modern Digital Electronics, "R. P. Jain, 3<sup>rd</sup>Edition", Tata McGraw-Hill, 2007.

#### **Reference Books:**

- 1. Pulse, Digital and Switching Waveforms, "J. Millman, H. Taub and Mothiki S. Prakash Rao", 2 Ed., McGraw Hill, 2008.
- 2. Electronic Devices and Circuits, "S. Salivahanan, N.Suresh Kumar, A Vallvaraj, 2<sup>nd</sup>Edition", TMH.
- 3. Digital Design, "Morris Mano", PHI, 4<sup>th</sup>Edition,2006.
- 4. Introduction to Switching Theory and Logic Design, "Fredriac J. Hill, Gerald R. Peterson", 3<sup>rd</sup> Ed, John Wiley & Sons Inc.

### XVIII. COURSE PLAN:

The course plan is meant as a guideline. Probably there may be changes.

Lecture No	Topics to be covered	Course Outcomes	Reference
1-5	Introduction to semiconductors, Diode - Static and Dynamic resistances, Equivalent circuit, Load line analysis.	CO 1	T2:1.1-1.8, 2.2
6-7	Diffusion and Transition Capacitances, Diode Applications, Switch-Switching times	CO 1	T2:1.10
8	Design Rectifier - Half Wave Rectifier & problems	CO 2	T2:2.7
9-10	Design Full Wave Rectifier & problems	CO 3	T2:2.8
11-12	Design Bridge Rectifier, Rectifiers with Capacitive Filter	CO 4	T2:2.8
15-16	Understand the concepts of Transistor operation	CO 6	T2:3.1-3.2
17-18	Characteristics of CB,CE,CC	CO 8	T2:3.3-3.7
19-21	Operating point, DC & AC load line Analysis & problems	CO 7	T2:4.2,7.1-7.4
22-25	Transistor Hybrid parameter model, Determination of h- parameters from transistor characteristics, Conversion of h-parameters.	CO 9	T2: 7.6 7.7, 8.9-8.10
26-27	Understand the need for digital systems, review of number systems, number base conversion	CO 10	T3:1.1 R3:1.1-1.4
28-30	Complements of numbers, Weighted codes & Non-weighted codes.	CO 11	T3:1.1-1.2 R3:1.5-1.7
31-32	error detecting and correcting codes, Digital Logic Gates	CO 12	T3:1.3 R3:1.7,7.4
33-35	Basic Theorems and Properties, Algebraic Simplification,	CO 13	T3:3.1-3.4 R3:2.1-2.4
36-37	Canonical and Standard Form	CO 14	T3:3.3-3.5 R3:2.6
38-39	Universal Gates, Multilevel NAND/NOR realizations.	CO 16	T3:5.1-5.3 R3:2.8,3.7-3.8
40-43	Identify basic building blocks of digital systems and Minimization using three variable; four variable; five variable K-Maps; Don't Care Conditions.	CO 15	T4:5.15.10 R3:3.6
44-45	Understand Tabular Method	CO 15	T3:4.4-4.6 T4: 5.11 R3:3.10
46-47	Design Combinational Logic Circuits adders, subtractors.	CO 17	T4:6.1,6.4 R3:4.1-4.5
48-49	Design different combinational logic circuits comparators Multiplexers, Demultiplexer.	CO 14	T4:6.2-6.3,6.7 R3:4.8,4.11
50-51	Demonstrate the Encoders, Decoders.	CO 18	T4:6.3,6.10 R3:4.9-4.10
52-54	Code converters, Hazards & Hazard Free Relations	CO 18	T4:6.9,5.12
55	Combinational and sequential circuits, the binary cell, the Fundamentals of sequential machine operation, SR-Latch	CO 19	T4:7.1 R3:5.2-5.3
56-58	Flip Flops: SR, JK, JK Master Slave, D and T Type Flip Flops. Timing & Triggering	CO 19	T4:7.2-7.6 R3:5.4-5.5
59-60	Excitation tables of Flip-flops, Conversion from one type of Flip-Flop to another	CO 19	T4:7.7-7.10 R3:5.5

61	Draw and explain about Shift Registers	CO 20	T4:8.1-8.3 R3:6.1-6.2
62	Implement Synchronous, Asynchronous Counters using flip flops	CO 21	T4:8.4-8.7 R3:6.3-6.5

**Prepared By:** Ms M.Lavanya, Assistant Professor

HOD, CSE