## **COMPUTER ORGANIZATION**

	Category	Hours / Week			Credits	Maximum Marks		
AEC010	Core	L	Т	Р	С	CIA	SEE	Total
		3	1	-	4	30	70	100
Contact Classes: 45	<b>Tutorial Classes: 15</b>	F	<b>Practica</b>	l Classe	s: Nil	Tota	l Classes	s: 60
<ul> <li>COURSE OBJECTIVES</li> <li>The course should enable</li> <li>1. Understand the basic is</li> <li>2. Understand the operate floating-point addition</li> <li>3. Interpret the different</li> <li>4. To study the different CISC processors.</li> <li>5. To study the hierarchi</li> <li>COURSE OUTCOMES</li> <li>CO 1: Ability to understa</li> <li>CO 2: Explore the conception of the concep</li></ul>	S: e the students to: structure and operation of a ion of the arithmetic unit in a, subtraction, multiplicatio types of control and the co ways of communicating w cal memory system includi (COs): nd the concepts of associate ots associated with the fixed accepts of Control design of concepts associated with the fixed of System Organization <b>DUTCOMES(CLOs):</b> components like input/output organization of a compute opts associated with the com- representations and explain an types, addressing m- ntation of fixed point and f- najor algorithmic technique processing concept with m-	a digital ncluding on & div ncept of ith I/O of ing cach a comp the men includi ut units er puter o n how a odes an floating es (Rob ultiple f	comput g the alg vision. f pipelin devices a ne memo the com arithmet outer. nory orga ng types , memor rganizat rithmeti d their point ad ertson al	er. orithms ing. and star ries and puter sy ic opera anizatio of inter y unit, ion. c and lo formate dition, so	& implement adard I/O int I virtual mer system design ations and al n. rrupts and pr control unit ogical operat s in the as subtraction of h, booth's alp	atation of f erfaces an nory. a and data gorithms. cocessors. , arithmeti ions are pe- ssembly la operations.	ixed-poin d RISC a represent c logic u erformed nguage	nt and and ation.

UNIT-I	INTRODUCTION	Classes: 08
processor le	Computing and computers, evolution of computers, VLSI Era, System desivel, CPU organization, data representation, fixed-point numbers, floating point nuruction types, addressing modes.	
UNIT-II	DATA PATH DESIGN	Classes: 09
Carry look a	Arithmetic, Addition, Subtraction, Multiplication and Division, Combinational and head adder, Robertson algorithm, booth's algorithm, non restoring division algorit Coprocessor, Pipeline Processing, Pipeline Design, Modified booth's Algorithm.	
UNIT-III	CONTROL DESIGN	Classes: 09
Hardwired c	ontrol, micro programmed control, multiplier control unit, CPU control unit.	
Pipeline con	trol, instruction pipelines, pipeline performance, superscalar processing, nano progr	amming.
UNIT-IV	MEMORY ORGANIZATION	Classes: 10
	ess memories, serial access memories, RAM interfaces, magnetic surface recording multilevel memories, cache & virtual memory, memory allocation, associative memor	•
UNIT-V	SYSTEM ORGANIZATION	Classes: 09
circuits, hand	tion methods, buses, bus control, bus interfacing, bus arbitration, IO and system cond dshaking, DMA and interrupts, vectored interrupts, PCI interrupts, pipeline interrup , operation systems, multiprocessors, fault tolerance, RISC and CISC processors, su ssor.	ts, IOP
Text Books:		
	layes, _Computer architecture and Organization <sup>4</sup> , Tata McGraw-Hill, 3rd Edition, 1 amacher, Zvonko G. Varanesic, Safat G. Zaky, —Computer Organization <sup>  </sup> , Tata Mc on, 1996	
Reference B	looks:	
	ano, —Computer System Architecturel, Prentice-Hall of India, 2000. —Computer Architecturel, BEH R002, Oxford Press.	
Web Refere	nces:	
2. https://np	ww.tutorialspoint.com/computer_organization/index.asp tel.ac.in/courses/106103068/ ulty.etsu.edu/tarnoff/ntes2150.html	
E-Text Bool	KS:	
-	oks.google.co.in/books/about/Computer_Organization_And_Architecture.html?id=] w.a-zshiksha.com/forum/viewtopic.php?f=133&t=61511	ERaDDqxMCKkC