## **VLSI DESIGN**

<b>Course Code</b>	Category	Hou	urs / W	/eek	Credits	Ma	ximum 1	Marks
AEC017	Core	L	Т	P	С	CIA	SEE	Total
		3	1	-	4	30	70	100
Contact Classes: 45	<b>Tutorial Classes: 15</b>	P	ractica	l Class	es: Nil	Tota	l Classes	s: 60
<b>OBJECTIVES:</b>								
<ul> <li>II. Familiarize CMC verify the function III. Demonstrate the level, including r IV. Focus in selection</li> <li>COURSE OUTCOME CO I: Explore the base of MOS, effect</li> <li>CO II: Understand van Characteristices</li> <li>CO IV: Understand van and capacitan</li> <li>CO V: Understand de</li> </ul>	e concepts of MOS devic DS layout rules in the plac onality, timing, power, an ability to design static CI mask layout. g appropriate building blo E: sic operations of MOSF t of scaling on MOS devi rious VLSI design styles s, understand the delay, r design rules to be followe reliability issues and the rious gate level designs, a sice and study the Fan-In a sign options for common alyze various timing iss	cement d paras MOS co ocks of ET, par ices, ho s, fabric noise m ed for N effect co analyze and Far n datapa	and rou itic effe ombina data pa rameter w to over ation p argin a MOS de of CMC various n-out. ath ope	uting of ects. tional a ath for g rocess of nd pow esigns, DS latch s perfo rators,	f transistors and sequenti given system considered e draw back of MOS, at yer dissipation understand n-up. rmance para various met	and inter al logic a n. which ef k. ole to ana on of MC drawbac ameters 1 mories, le	connect, at the tran fects the lyze the i DS transis ks of ike area, ow powe	sistor operation nverter tor. speed
COURSE LEARNING	GOUTCOME:							
2. Analyze the effect of	ntals of MOS devices and parasitic elements on MC rtance and effect of scalir	OS dev	vice, ef	fect of	threshold vo			IOS
<ol> <li>Understand the fabric</li> <li>Study various inverte</li> <li>Understand the effect</li> <li>Understand implement</li> </ol>	CMOS nano technology cations steps involved in t er characteristics of NMO t of delay, noise margin a ntation of logic designs u nilies like pass transistor l	the MO S, CMO nd pow sing Mo logic, B iagram	S trans OS. ver dissi OS trar si-CMC along	istor. ipation nsistors OS logic with the	of MOS dev series & pa e and variou e color repro	rallel ciro s pull-up esentation	network n.	

- 15. Analyze the effect of various capacitances of MOS devices on propagation delay and study about the reduction of RC values based on the choice of layers in the MOS devices.
- 16. Understand the implementation strategies of VLSI design.
- 17. Understand the design of programmable logic devices and analyze the speed and area tradeoffs.
- 18. Understand data path subsystem designs, array subsystem designs
- 19. Understand the operation of various static and dynamic latches and registers.
- 20. Analyze the timing issues and the clock strategies of VLSI designs.
- 21. Understand the purpose and operation of Low power memory Circuits.
- 22. Study various Synchronous and asynchronous circuit design; understand the operation of static and dynamic latches and registers.

	the factors and registers.					
UNIT-I	MOSFETS	Classes: 08				
MOSFETs: VLSI desig	als of MOSFETs; Weak & strong inversion conditions; Threshold volta Current - voltage characteristics of a MOSFET; MOSFET parasitics; Trends & n & technology; Scaling in MOS devices; Effects in scaling of MOS devices; I es; CMOS nanotechnology.	x projections in				
UNIT-II	VLSI DESIGN STYLES	Classes: 09				
design and	IOS and CMOS fabrication Flow; Noise Margin; Inverter Threshold Voltage; I characteristics; CMOS inverter design and properties; Delay and power dissipa valent circuits; Pass transistor; Various pull ups; Bi-CMOS inverters					
UNIT-III	VLSI PHYSICAL DESIGN	Classes: 09				
<ul> <li>Stick Diagrams; Physical design rules: 2 μm and lambda CMOS design rules for wires, contacts and transistors; Layout design; Euler's rule for physical design.</li> <li>VLSI Interconnects; Reliability issues in CMOS VLSI; Latching; Electromigration.</li> </ul>						
UNIT-IV	LOGIC DESIGN AND IMPLEMENTATION STRATEGIES	Classes: 09				
Gate Level Design: Complex gates; Switch logic; Transmission gates; Static and dynamic CMOS design; Time delays; Driving large capacitive loads; Wiring capacitances; Fan-in and Fan-out; Choice of layers implementation strategies full custom and semi custom design; Standard cell design and cell libraries; Programmable logic devices; CPLDs; FPGA building block architectures; FPGA interconnect routing procedures; Speed and area tradeoff.						
UNIT-V	SUB SYSTEM DESIGN	Classes: 10				
Comparato Memories;	Data Path Sub Systems: Sub system design; Shifters; Adders; ALUs; Multipliers; Parity generators; Comparators; Zero/one detectors; Counters Array Subsystems: SRAM; DRAM; ROM; Serial access Memories; Static and dynamic latches and registers; Timing issues; Clock strategies; Low power memory Circuits; Synchronous and asynchronous circuit design.					
Text Book	5:					
ISBN: 2. R. Jac Wiley 3. Jan Ra	cknell, Kamran Eshraghian, "BASIC VLSI Design," Third Edition, Prentice Ha 978- 81- 203- 0986- 9 ob Baker, Harry W.LI., David E.Boyee, "CMOS Circuit Design, Layout and S -IEEE Press, USA, 2005. ISBN: 978-0-470-88132-3 abaey, Anantha Chandrakasan, B.Nikolic, "Digital Integrated Circuits: A Desig d Edition, Phi Learning, 2009. ISBN: 9788120322578	imulation,"				

**Reference Books:** 

- 1. N. Weste, K. Eshraghian, "Principles of CMOS VLSI Design", Second Edition, Addision Wesley, 1993. ISBN: 978-81-317-1942-8
- M.J. Smith, "Application Specific Integrated Circuits", Addisson Wesley, First edition, 1997. ISBN-13: 978-0321602756
- 3. John P. Uyemura, "CMOS Logic Circuit Design," Springer, USA, 2007. ISBN: 0-7923-8452-0

## Web References:

- 1. http://www.nptel.ac.in/downloads/117101058/
- 2. https://www.tutorialspoint.com/vlsi\_design/vlsi\_design\_digital\_system.htm

## **E-Text Books:**

- 1. http://www.csit-sun.pub.ro/courses/vlsi/Modern\_VLSI\_Design.pdf
- 2. http://ic.sjtu.edu.cn/ic/wp-content/uploads/sites/10/2013/04/CMOS-VLSI-design.pdf