

## DIGITAL LOGIC DESIGN

<b>III Semester: IT/CSE</b>								
Course Code	Category	Hours / Week			Credits	Maximum Marks		
AEC020	Core	L	T	P	C	CIA	SEE	Total
		3	1	-	4	30	70	100
<b>Contact Classes: 45</b>		<b>Tutorial Classes: 15</b>		<b>Practical Classes: Nil</b>			<b>Total Classes: 60</b>	
<p><b>OBJECTIVES:</b></p> <p><b>The course should enable the students to:</b></p> <ol style="list-style-type: none"> <li>I. Familiarize the basic concept of number systems, Boolean algebra principles and minimization techniques for Boolean algebra.</li> <li>II. Analyze Combination logic circuit and sequential logic circuits such as multiplexers, adders, decoders flip flops and latches.</li> <li>III. Understand about synchronous and asynchronous sequential logic circuits.</li> <li>IV. Impart the basic understanding of memory organization, ROM, RAM, PLA and PAL.</li> </ol> <p><b>COURSE LEARNING OUTCOMES (CLOs):</b></p> <ol style="list-style-type: none"> <li>1. Understand the basic concept of number systems, binary addition and subtraction for digital systems.</li> <li>2. Explain 2's complement representation and implement binary subtraction using 1's and 2's complements.</li> <li>3. Discuss about digital logic gates, error detecting and correcting codes for digital systems.</li> <li>4. Describe the importance of SOP and POS canonical forms with examples.</li> <li>5. Describe minimization techniques and other optimization techniques for Boolean formulas in general and digital circuits.</li> <li>6. Evaluate Boolean algebra expressions by minimizing algorithms like sop and pos using Boolean Postulates and theorems.</li> <li>7. Solve various Boolean algebraic functions using Karnaugh map and Tabulation Method.</li> <li>8. Understand bi-stable elements and different type's combinational logic circuits.</li> <li>9. Analyze the design procedures of Sequential logic circuits with the help of registers.</li> <li>10. Discuss the concept of flip flops and latches by using sequential logic circuits.</li> <li>11. Differentiate combinational logic circuits with sequential logic circuits along with examples.</li> <li>12. Understand the concept of memory organization, read only memory and random access memory.</li> <li>13. Discuss and implement combinational and sequential logic circuits using PLA and PLDs.</li> <li>14. Explain the concept of memory hierarchy in terms of capacity and access time.</li> <li>15. Explain about Synchronous and Asynchronous Sequential Circuits: Reduction of state tables for Mealy and Moore machines.</li> <li>16. Discuss about various memory concepts with respect to temporary and permanent memory organizations.</li> </ol>								
<b>Unit-I</b>	<b>NUMBER SYSTEMS AND CODES</b>						<b>Classes: 11</b>	
Review of number systems, number base conversion; Binary arithmetic: Binary weighted and non-weighted codes; Complements: Signed binary numbers; Error Detection and Correcting Codes; Binary logic.								
<b>Unit -II</b>	<b>BOOLEAN ALGEBRA AND GATE LEVEL MINIMIZATION</b>						<b>Classes: 09</b>	

Postulates and theorems; representation of switching functions; SOP and POS forms; Canonical forms; Digital logic gates; Karnaugh Maps: Minimization using three variable; four variable; five variable KMaps; Don't Care Conditions; NAND and NOR implementation; Other Two-Level Implementation; Exclusive –OR function.		
<b>Unit -III</b>	<b>DESIGN OF COMBINATIONAL CIRCUITS (CC)</b>	<b>Classes: 10</b>
Combinational Circuits: Analysis and Design Procedure; Binary adder and subtractors; Carry Look-a-head adder; Binary multiplier. Magnitude comparator;BCD adder; Decoders; Encoders; Multiplexers; Demultiplexer.		
<b>Unit -IV</b>	<b>DESIGN OF SEQUENTIAL CIRCUITS</b>	<b>Classes: 09</b>
Combinational Vs Sequential Circuits ; Latches, Flip Flops: RS flip flop, JK flip flop, T flip flop, D flip flop, Master-Slave Flip flop, Flip Flops excitation functions; Conversion of one flip flop to another flip flop; Shift Registers; Design of Asynchronous and Synchronous circuits; State Table, State diagram, State Reduction and State Assignment for Mealy and Moore Machines.		
<b>Unit -V</b>	<b>MEMORY</b>	<b>Classes: 09</b>
Random access memory; Types of ROM; Memory decoding; Address and Data bus; Sequential memory; Cache memory; Programmable logic arrays; Memory hierarchy in terms of capacity and access time		
<b>Text Books:</b>		
<ol style="list-style-type: none"> <li>1. M. Morris Mano, Digital Design, Pearson Education/PHI, 3rdEdition 2001.</li> <li>2. Charles H. Roth, Jr, Fundamentals of Logic Design, Thomson Brooks/Cole, 5thEdition, 2004.</li> </ol>		
<b>Reference Books:</b>		
<ol style="list-style-type: none"> <li>1. C. V. S. Rao, Switching Theory and Logic Design, Pearson Education, 1<sup>st</sup>Edition, 2005.</li> <li>2. M. Rafiquzzaman, Fundamentals of Digital Logic &amp; Micro Computer Design, John Wiley, 5<sup>th</sup>Edition, 2005.</li> <li>3. Zvi. Kohavi, Switching and Finite Automata Theory, Tata McGraw-Hill, 2<sup>nd</sup>Edition 1991.</li> </ol>		
<b>Web References:</b>		
<ol style="list-style-type: none"> <li>1. <a href="http://american.cs.ucdavis.edu/academic/ecs154a.sum14/postscript/cosc205.pdf">http://american.cs.ucdavis.edu/academic/ecs154a.sum14/postscript/cosc205.pdf</a></li> <li>2. <a href="http://www.engr.cs.com/courses/engr250/engr250lecture.pdf">http://www.engr.cs.com/courses/engr250/engr250lecture.pdf</a></li> <li>3. <a href="http://www.ece.rutgers.edu/~marsic/Teaching/DLD/slides/lec-1.pdf">http://www.ece.rutgers.edu/~marsic/Teaching/DLD/slides/lec-1.pdf</a></li> </ol>		
<b>E-Text Books:</b>		
<ol style="list-style-type: none"> <li>1. <a href="https://drive.google.com/file/d/0B4ChICvNGHfN2NmODE1NjAtZWl5Zi00MmU0LWIyMmQtOTU3ZGUyMzAwODc1/view">https://drive.google.com/file/d/0B4ChICvNGHfN2NmODE1NjAtZWl5Zi00MmU0LWIyMmQtOTU3ZGUyMzAwODc1/view</a></li> <li>2. <a href="https://accessengineeringlibrary.com/browse/digital-logic-design-and-computer-organization-with-computer-architecture-for-security">https://accessengineeringlibrary.com/browse/digital-logic-design-and-computer-organization-with-computer-architecture-for-security</a></li> <li>3. <a href="http://www.ece.rutgers.edu/~marsic/Teaching/DLD/syllabus.html">http://www.ece.rutgers.edu/~marsic/Teaching/DLD/syllabus.html</a></li> </ol>		