



INSTITUTE OF AERONAUTICAL ENGINEERING

(Autonomous)

Dundigal, Hyderabad – 500043

Electronics and Communication Engineering

List of Laboratory Experiments

DIGITAL SYSTEM DESIGN LABORATORY								
Course Code	Category	Hours / Week			Credits	Maximum Marks		
		L	T	P		C	CIA	SEE
AECC06	Core	0	0	2	1	30	70	100
		Practical Classes: 36			Total Classes:36			
Contact Classes: Nil	Tutorial Classes: Nil	Academic Year: 2021-22			Regulation: UG20			
<p>Course overview: The laboratory strives in exploring the logic design and related fields. Digital logic testers are used to provide students with practical training and familiarize themselves with the various functions of logic gates and using integrated components to complete circuitry functions and develop an interest in digital logic and enlighten them in the abilities of deduction. The lab allows students to conduct actual gate-level experiments on combinational and sequential circuits to increase student interest and develop skills to design digital gates using VHDL.</p> <p>Course objectives: The students will try to learn:</p> <ol style="list-style-type: none"> Simulation of the combinational logic circuits using HDL code. Model the sequential circuits and simulate using HDL code. Implementation of basic real time applications and verify the outputs using FPGA. <p>Course outcomes: After successful completion of the course, students will be able to:</p> <p>CO1: Apply the concept of Boolean algebra to verify the truth table of various expressions using logic gates in Hardware Description Language.</p> <p>CO2: Make use of dataflow, structural and behavioral modelling styles of HDL for simulating the combinational logic circuits.</p> <p>CO3: Analyze the SR flip flop, JK flip flop, D flip flop, T flip flops for functional simulation and timing analysis.</p> <p>CO4: Build the universal shift registers, counters using the flip flops.</p> <p>CO5: Examine a finite state machine for detection of sequence.</p> <p>CO6: Design the real time applications like traffic light controller, chess clock controller FSM, elevator operations using FPGA kit.</p>								
WEEK NO	EXPERIMENT NAME							CO
WEEK – I	REALIZATION OF A BOOLEAN FUNCTION							CO1
	Design and simulate the HDL code to realize three and three variable Boolean functions							
WEEK – II	DESIGN OF DECODER AND ENCODER							CO2
	Design and simulate the HDL code for the following combinational circuits a. 3 to 8 Decoder b. 8 to 3 Encoder (With priority and without priority)							
WEEK – III	DESIGN OF MULTIPLEXER AND DEMULTIPLEXER							CO2
	Design and simulate the HDL code for the following combinational circuits a. Multiplexer b. De-multiplexer							
WEEK – IV	DESIGN OF CODE CONVERTERS							CO2
	Design and simulate the HDL code for the following combinational circuits a. 4 - Bit binary to gray code converter							

	<ul style="list-style-type: none"> b. 4 - Bit gray to binary code converter c. Comparator 	
WEEK – V	FULL ADDER AND FULL SUBTRACTOR DESIGN MODELING	CO2
	Write a HDL code to describe the functions of a full Adder and full subtractor using three modeling styles	
WEEK – VI	DESIGN OF 8-BIT ALU	CO2
	Design a model to implement 8-bit ALU functionality	
WEEK – VII	HDL MODEL FOR FLIP FLOPS	CO3
	Write HDL codes for the flip-flops - SR, D, JK, T	
WEEK –VIII	DESIGN OF COUNTERS	CO4
	Write a HDL code for the following counters	
	<ul style="list-style-type: none"> a. Binary counter b. BCD counter (Synchronous reset and asynchronous reset) 	
WEEK - IX	HDL CODE FOR UNIVERSAL SHIFT REGISTER	CO4
	Design and simulate the HDL code for universal shift register	
WEEK - X	HDL CODE FOR CARRY LOOK AHEAD ADDER	CO2
	Design and simulate the HDL code for carry look ahead adder	
WEEK - XI	HDL CODE TO DETECT A SEQUENCE	CO5
	Write a HDL code to detect the sequence 1010101 and simulate the code	
WEEK - XII	CHESS CLOCK CONTROLLER FSM USING HDL	CO6
	Design a chess clock controller FSM using HDL and simulate the code	
WEEK - XIII	TRAFFIC LIGHT CONTROLLER USING HDL	CO6
	Design a traffic light controller using HDL and simulate the code	
WEEK - XIV	ELEVATOR DESIGN USING HDL CODE	CO6
	Write HDL code to simulate Elevator operations and simulate the code	