

INSTITUTE OF AERONAUTICAL ENGINEERING (Autonomous) Dundigal, Hyderabad - 500 043

Lab Manual:

VLSI DESIGN LABORATORY (AECB27)

Prepared by

V R SHESHAGIRI RAO (IARE10040) S. SUSHMA (IARE10513)

> Electronics and Communication Engineering Institute of Aeronautical Engineering

> > August 5, 2021

Contents

C	onten	ıt	iv
1	INT	RODUCTION	1
	1.1	Introduction	1
		1.1.1 Student Responsibilities	1
		1.1.2 Responsibilities of Faculty Teaching the Lab Course	1
		1.1.3 Laboratory In-charge Responsibilities	2
		1.1.4 Course Coordinator Responsibilities	2
	1.2	Lab Policy and Grading	2
	1.3	Course Goals and Objectives	2
	1.4	Use of Laboratory Instruments	3
	1.5	Data Recording and Reports	3
		1.5.1 The Laboratory Note book	3
		1.5.2 The Lab Report / Work Sheet	4
	1.6	Cover page	4
	1.7	Objective	4
	1.8	Equipment used	4
	1.9	For each part of the lab:	4
	1.10	Conclusions	5
	1.11	Probing further questions	5
າ	Τ.ΛΤ	A-1 ORIENTATION	6
4	2 1	Introduction	6
	$\frac{2.1}{2.2}$	Objective	6
	2.2	Prelab Preparation:	6
	$\frac{2.3}{2.4}$	Equipment needed	6
	2.1	2.4.1 Software Requirements:	6
	25	Procedure	6
	2.0	1 locedure	0
3	LAI	3-2 MOSFETS	7
	3.1	Introduction	7
	3.2	Objective	7
	3.3	Prelab Preparation:	7
	3.4	Software Requirements	7
	3.5	Background	7
		3.5.1 Depletion Mode	7
		3.5.2 Enhancement Mode	8
	3.6	Procedure	8
	3.7	Result	14
	3.8	Further Probing Experiments	15
4	LAF	3-3 CMOS INVERTER	16
-	4.1	Introduction	16

	4.2	Objective	6
		4.2.1 Educational	6
		4.2.2 Experimental	6
	4.3	Prelab Preparation:	6
	4.4	Equipment needed	6
	т.т 45	Background	6
	4.0		7
	4.0		1
	4.7	Further Probing Experiments 3	U
F	тлт		1
J	5 1	Introduction 3	1 1
	ป.1 ธ.ว	Objective 2	1
	0.2		1
		5.2.1 Educational	1
		5.2.2 Experimental	1
	5.3	Prelab Preparation:	1
	5.4	Equipment needed	1
	5.5	Background	1
	5.6	Procedure	2
	5.7	Output	5
	5.8	Further Probing Experiments 3	6
6	LAI	B-5 LOGIC GATES 3'	7
	6.1	Introduction	7
	6.2	Objective	7
		6.2.1 Educational	7
		6.2.2 Experimental	7
	6.3	Prelab Preparation:	7
	64	Equipment needed 3	$\frac{1}{7}$
	6.5	Background	7
	6.6	Procedure:	8
	0.0	6.1 Symbol Creation:	0
		$0.0.1 \text{Symbol Creation:} \dots \dots \dots \dots \dots \dots \dots \dots \dots $	9
		6.6.2 Symbol Creation:	9
	~ -	6.6.3 Analog Simulation with Spectre:	0
	6.7	Design of XOR GATE	1
		6.7.1 Symbol Creation:	2
		6.7.2 Building the XOR Gate Test Design: 44	3
	6.8	Result:	4
	6.9	Further Probing Experiments 44	4
_	T 4 T		_
7		B-6 4x1 MULTIPLEXER 44	5
	7.1	Introduction	5
	7.2	Objectives	5
		7.2.1 Educational $\ldots \ldots 4$	5
		7.2.2 Experimental $\ldots \ldots 4$	5
	7.3	Prelab Preparation:	5
		7.3.1 Reading	5
	7.4	Equipment needed	5
	7.5	Back ground	5
	7.6	Procedure	6
	77	Result 5	õ
	7.8	Further Prohing Experiments	0
	1.0	runner i tooling Experimento	U

8	LAI	B-7 Latches 5	51
	8.1	Introduction	51
	8.2	Objectives	51
		8.2.1 Educational	51
		8.2.2 Experimental	51
	83	Prelab Preparation:	51
	8.4	Fauinment needed	51
	0.4	2 4 1 Handware Dequinements:	51 1
	0 5	8.4.1 Hardware Requirements:) I - 1
	8.5		21
	8.6	PROCEDURE	52
	8.7	output	53
	8.8	Further Probing Experiments	53
9	LAI	B-8 Registers	54
	9.1	Introduction	54
	9.2	Objectives	54
	0	0.2.1 Educational	54
		0.2.2 Experimental	54
	0.2	9.2.2 Experimental	54 74
	9.3		04 - ▲
	9.4	Equipment needed	54 - 1
	9.5	Background	54
	9.6	Procedure	55
	9.7	Simultion Result	55
	9.8	Further Probing Experiments	55
10	LAI	B-9 Differential Amplifier	57
10	10.1	Introduction	57
	10.1	Objectives	57
	10.2	10.2.1. Educational	57
		10.2.1 Educational	57
	10.0		
	10.3	Prelab	57
	10.4	Equipment needed	57
	10.5	Back ground	57
	10.6	Procedure	58
		10.6.1 Creating a Schematic cellview	58
		10.6.2 Adding Components to schematic	59
		10.6.3 Adding pins to Schematic	59
		10.6.4 Adding Wires to a Schematic	60
		10.6.5 Symbol Creation	60
		10.6.6 Building the Diff-amplifier-test Design	61
		10.6.7 Building the Diff-amplifier-test Circuit	61
		10.6.9 Analog Simulation with Speetro	80 91
		10.6.0 Charling Analysis	02 20
		10.0.9 Choosing Analyses	0Z
		10.6.10 Selecting Outputs for Plotting	54
		10.6.11 Running the Simulation $\ldots \ldots \ldots$	65
	10.7	$\mathbf{Result} \dots \dots \dots \dots \dots \dots \dots \dots \dots $	65
	10.8	Further Probing Experiments	66
11	LAI	B-10 NMOS AND CMOS INVERTER LAYOUT	37
_	11.1	Introduction	67
	11.2	Objectives	67
		11.2.1 Educational	67

\mathbf{C}	Appendix C - LAMDA BASED DESIGN RULES	96
в	Appendix B - CADENCE	95
\mathbf{A}	Appendix A - Safety	90
	14.7 Further Proding Experiments	89
	14.6.4 Analog simulation with spectre	88
	14.6.3 Building the Common Drain Amplifier Test Design	87
	14.6.2 Symbol Creation	87
	14.6.1 Schematic Entry	86
	14.6 Procedure	86
	14.5 Background	85
	14.4 Equipment	85
	14.3 Prelab Preparation	85
	14.2.2 Experimental	85
	14.2.1 Educational	85
	14.2 Objectives	85
	14.1 Introduction	85
14	LAB-13 COMMON DRAIN AMPLIFIER	85
	13.8 Further Probing Experiments	84
	13.7 Output	83
	13.6.1 Schematic entry	80
	13.6 Procedure	80
	13.5 Back ground	79
	13.4 Equipment	79
	13.3 Prelab Preparation	79
	13.2.2 Experimental	79
	13.2.1 Educational	79
	13.2 Objectives	79
тэ	13.1 Introduction	79 79
19	LAB 12 COMMON SOURCE AMDITETED	70
	12.7 Further Probing Experiments	78
	12.6 Procedure	78
	12.5 Background	77
	12.4 Equipment needed	77
	12.3 Prelab Preparation:	77
	12.2.2 Experimental	77
	12.2.1 Educational	77
	12.2 Objective	77
	12.1 Introduction	 77
12	LAB-11 LAYOUT OF 2-INPUT NAND, NOR GATES	77
	11.6 Further Probing Experiments	76
	11.5 Background	67
	11.4 Equipment	67
	11.3 Prelab Preparation	67
	11.2.2 Experimental \ldots	67

INTRODUCTION

1.1 Introduction

This Laboratory course is intended to enhance the learning experience of the student in topics encountered in AECB27. In this lab, students are expected to gain experience in simulation and physical layout of analog and digital circuits used in VLSI applications. The VLSI Design lab consists of a number of experiments illustrating the circuit design of MoSFET amplifiers, Ring Oscillators, Latches Registers and Complex Logic Gates,. The physical layout design of Inverters and Complex Logic gates is also covered. How the student performs in the lab depends on his/her preparation, participation, and teamwork. Each team member must participate in all aspects of the lab to insure a thorough understanding of the equipment and concepts. The student, lab teaching assistant, and faculty coordinator all have certain responsibilities toward successful completion of the lab's goals and objectives.

1.1.1 Student Responsibilities

The student is expected tocome prepared for each lab.Lab preparation includes understanding the labexperiment from the lab manual and reading the related textbook material. Students have to write the allotted experiment for that particular week in the work sheets given and carry them to the Lab. In case of any questions or problems with the preparation, students can contact the Faculty Teaching the Lab course, but in a timely manner. Students have to be in formal dress code, wear shoes and lab coat for the Laboratory Class. After the demonstration of experiment by the faculty, student has to perform the experiment individually. They have to note down the observations in the observation Tables drawn in work sheets, do the calculations and analyze the results. Active participation by each student in lab activities is expected. The student is expected to ask the Faculty any questions they may have related to the experiment. They are also responsible for keeping a professional and accurate record of the labexperiments in the files provided.

1.1.2 Responsibilities of Faculty Teaching the Lab Course

The Faculty shall be completely familiar with each laborior to the laboratory. He/She shall provide the students with details regarding the syllabus and safety review during the first week.Lab experiments should be checked in advance to make sure that everything is in working order.The Faculty should demonstrate and explain the experiment and answer any questions posed by the students.Faculty have to supervise the students while they perform the lab experiments. The Faculty is expected to evaluate the lab worksheets and grade them based on their practical skills and understanding of the experiment by taking Viva Voce. Evaluation of work sheets has to be done in a fair and timely manner to enable the students, for uploading them online through their CMS login within the stipulated time.

1.1.3 Laboratory In-charge Responsibilities

The Laboratory In-charge should ensure that the laboratory is properly equipped, i.e., the Faculty teaching the lab receive any equipment/components necessary to perform the experiments.He/She is responsible for ensuring that all the necessary equipment for the lab is available and in working condition. The Laboratory In-charge is responsible for resolving any problems that are identified by the teaching Faculty or the students.

1.1.4 Course Coordinator Responsibilities

The course coordinator is responsible for making any necessary corrections in Course Description and lab manual. He/She has to ensure that it is continually updated and available to the students in the CMS learning Portal.

1.2 Lab Policy and Grading

The student should understand the following policy:

ATTENDANCE: Attendance is mandatory as per the academic regulations.

LAB RECORD's: The student must:

- 1. Write the work sheets for the allotted experiment and keep them ready before the beginning of eachlab.
- 2. Keep all work in preparation of and obtained during lab.
- 3. Perform the experiment and record the observations in the worksheets.
- 4. Analyze the results and get the work sheets evaluated by the Faculty.
- 5. Upload the evaluated reports online from CMS LOGIN within the stipulated time.

Grading Policy:

The final grade of this course is awarded using the criterion detailed in the academic regulations. A large portion of the student's grade is determined in the comprehensive final exam of the Laboratory course (SEE PRACTICALS), resulting in a requirement of understanding the concepts and procedure of each lab experiment for successful completion of the lab course.

Pre-Requistes and Co-Requisties:

The lab course is to be taken during the same semester as AECB27, but receives a separate grade. If AECB27 is dropped, then AECB29 must be dropped as well. Students are required to have completed both AEC002 and AEC008.

1.3 Course Goals and Objectives

The art of VLSI circuit design is dynamic with advances in process technology and innovations in the electronic design automation (EDA) industry. The objective of this laboratory course is to demonstrate the various stages in VLSI design flow using cadence software. Hands on training on logic and circuit simulations of MOSFETS, ring oscillators, multiplexers, analog amplifiers etc are included. The course also covers physical layout of complex logic gates for chip design. These techniques are designed to complement the concepts introduced in AECB27. In addition, the student should learn how to record experimental results effectively and present these results in a written report.

More explicitly, the class objectives are:

- 1. To gain proficiency in designing analog and digital circuits using cadence software
- 2. To enhance understanding of VLSI design concepts including:
 - MOSFET
 - CMOS inverter and NMOS inverter
 - Ring oscillator
 - Logic gates
 - 4x1 multiplexer, latches and registers.
 - Differential amplifier
 - Common source amplifier and common drain amplifier
 - Basic current mirror, cascode current mirror amplifiers
- 3. To develop communication skills through:
 - Maintenance of succinct but complete laboratory notebooks as permanent, written descriptions of procedures, results, and analyses.
 - Verbal interchanges with the laboratory instructor and other students.
 - Preparation of succinct but complete laboratory reports.
- 4. To compare theoretical predictions with experimental results and to determine the source of any apparent errors.

1.4 Use of Laboratory Instruments

One of the major goals of this lab is to familiarize the student with the proper equipment andtechniques for conducting experiments. Some understanding of the lab instruments is necessaryto avoid personal or equipment damage.By understanding the device's purpose and following a fewsimple rules, costly mistakes can be avoided.

The following rules provide a guideline for instrument protection.

1.5 Data Recording and Reports

1.5.1 The Laboratory Note book

Students must record their experimental values in the provided tables in this laboratory manual and reproduce them in the lab reports. Reports are integral to recording the methodology and results of an experiment. In engineering practice, the laboratory notebook serves as an invaluable reference to the technique used in the lab and is essential when trying to duplicate a result or write a report. Therefore, it is important to learn to keep accurate data. Make plots of data and sketches when these are appropriate in the recording and analysis of observations. Note that the data collected will be an accurate and permanent record of the data obtained during the experiment and the analysis of the results. You will need this record when you are ready to prepare a lab report.

1.5.2 The Lab Report / Work Sheet

Reports are the primary means of communicating your experience and conclusions to other profes- sionals. In this course you will use the lab report to inform your LTA about what you did and what you have learned from the experience. Engineering results are meaningless unless they can be communicated to others. You will be directed by your LTA to prepare a lab report on a few selected lab experiments during the semester. Your assignment might be different from your lab partner's assignment. Your laboratory report should be filled in worksheets provided by the Institute.

• Graphs should be presented as figures. All the figures should have titles and should be numbered. Figure captions appear below the figure. Graphs should have labeled axes and clearly show the scales and units of the axes.

1.6 Cover page

Cover page must include lab name and number, your name, your lab partner's name, and the date the lab was performed.

1.7 Objective

Clearly state the experiment objective in your own words.

1.8 Equipment used

Indicate which equipment was used in performing the experiment.

1.9 For each part f the lab:

- Write the lab's part number and title in bold font.
- Firstly, describe the problem that you studied in this part, give an introduction of the theory, and explain why you did this experiment. Do not lift the text from the lab manual; use your own words.
- Secondly, describe the experimental setup and procedures. Do not follow the lab manual in listing out individual pieces of equipment and assembly instructions. That is not relevant information in a lab report! Instead, describe the circuit as a whole (preferably with diagram), and explain how it works. Your description should take the form of a narrative, and include information not present in the manual, such as descriptions of what happened during intermediate steps of the experiment.
- Thirdly, explain your findings. This is the most important part of your report, because here, you show that you understand the experiment beyond the simple level of completing it. Explain (compare expected results with those obtained). Analyse (analyze experimental error). Interpret (explain your results in terms of theoretical issues and relate to your experimental objectives). This part includes tables, graphs, and sample calculations. When showing calculations, it is usual to show the general equation, and one worked example. All the results should be presented even there is any inconsistency with the theory. It should be possible to understand what is going on by just reading through the text paragraphs, without looking at the figures. Every figure/table must be referenced and discussed somewhere in the text.

• Finally, provide a summary of what was learned from this part of the laboratory experiment. If the results seem unexpected or unreliable, discuss them and give possible explanations.

1.10 Conclusions

The conclusion section should provide a take-home message summing up what has been learned from the experiment:

- Briefly restate the purpose of the experiment (the question it was seeking to answer)
- Identify the main findings (answer to the research question)
- Note the main limitations that are relevant to the interpretation of the results
- Summarise what the experiment has contributed to your understanding of the problem.

1.11 Probing further questions

Questions pertaining to this lab must be answered at the end of laboratory report.

LAB-1 ORIENTATION

2.1 Introduction

In the first lab period, the students should become familiar with the location of equipment and components in the lab, the course requirements, and the teaching instructor. Students should also make sure that they have all of the co-requisites and pre-requisites for the course at this time.

2.2 Objective

To familiarize the students with the lab facilities, equipment, standard operating procedures, lab safety, and the course requirements.

2.3 Prelab Preparation:

Read the Introduction and Appendix A, of this manual.

2.4 Equipment needed

AECB29 lab manual.

2.4.1 Software Requirements:

- Personal computer with Operating system
- Cadence software

2.5 Procedure

- 1. During the first laboratory period, the instructor will provide the students with a general idea of what is expected from them in this course. Each student will receive a copy of the syllabus, stating the instructor's contact information. In addition, the instructor will review the safety concepts of the course.
- 2. During this period, the instructor will briefly review the equipment which will be used throughout the semester.

LAB-2 MOSFETS

3.1 Introduction

The Metal Oxide Semiconductor Field Effect Transistor (MOSFET) is one type of FET transistor. In these transistors, the gate terminal is electrically insulated from the current carrying channel so that it is also called as Insulated Gate FET (IG-FET). Due to the insulation between gate and source terminals, the input resistance of MOSFET may be very high such (usually in the order of Mega ohms).

3.2 Objective

Plotting the (i) output characteristics (ii) Transfer characteristics of an n-channel and p-channel MOSFET with Cadence.

3.3 Prelab Preparation:

Read Appendix B and Appendix C of this manual, paying particular attention to the methods of using cadence software. Prior to coming to lab class, complete Part 0 of the Procedure.

3.4 Software Requirements

- Personal computer
- Cadence software

3.5 Background

A MOSFET can function in two ways

- Depletion Mode
- Enhancement Mode

3.5.1 Depletion Mode

Depletion-type MOSFETS are MOSFETs that are normally on. When you connect a depletiontype MOSFET, current flows from drain to source without any gate voltage applied. This is why it is called a normally on device. There is current flow even without a gate voltage. When there is no voltage across the gate terminal, the channel shows its maximum conductance. Whereas when the voltage across the gate terminal is either positive or negative, then the channel conductivity decreases.



Figure 3.1: Depletion mode MOSFETs

3.5.2 Enhancement Mode

The Enhancement Mode mosfet that is designed to be in 'OFF' state when the gate voltage applied is zero(i.e. Vs. =0) and will turn on when the gate voltage is pulled to drain voltage(VDD) which is positive voltage for NMOS FETs and Negative for PMOS FETs i.e. When there is no voltage across the gate terminal, then the device does not conduct. When there is the maximum voltage across the gate terminal, then the device shows enhanced conductivity.



Figure 3.2: Enhancement mode MOSFETs

3.6 Procedure

Start by creating a new schematic cell view in your existing or newly created library. Creation of new library and cell view is already covered in "First Look at Cadence" page.

Schematic creation

• Create a new schematic cell view where we shall instantiate a NMOS and apply some Vgs and Vds and plot the drain currents at different operating points.

- In a new schematic editor window, press "i". This will invoke a new subwindow called Add an instance window.
- Here we can select what we wish to add to the schematic.

Commands Help 5							
Library UMC_18_CMOS							
Flatten		¥			dd instanc	4	
Filter 1	2.0.1.1	Hide	Cancel	Defaul	ts		Hel
Uncategorized Bipolsr Cap Diode Inductor Mos PAD		Library Cell View Names	l I symboli I				Browse
Parasitics Resistor Symbolics		Агтау		Rows	1	Columns	1

Figure 3.3:

• We can browse for an instance called N-18-MM inside the UMC-18-CMOS library, and select the symbol view from the browser window.

Hide	Cancel	Defaults			
Library	UNC 18 C	MOS	1		Brows
Cell	N 18 MM				
Menu	lodave				-
Namar	11				
names	Cher .				
Array	R	ows	Ц.	Columns	1
	Rotate	51	deways	Upside	Down
Finger Width Length Finger Number			180,0n M 1		
			100.0		
Source I AD AS P	Drain Metal D PS Editab	wiath	400, 0n	M.	
Source I AD AS P Drain dif Source c	Drain Metal D PS Editab fusion area liffusion are	Width Ne (m~2) Sa (m~2)	400, 0n 1 2. 224e- 2. 224e-	M 13 13	
Source I AD AS P Drain dif Source o Drain dif	Drain Metal D PS Editab fusion area liffusion are fusion perip	Width de (m~2) ka (m~2) hery	400,0n 1 2.224e- 2.224e- 2.0u M	M 13 13	
Source I AD AS P Drain dif Source o Drain dif Source o	Drain Metal D PS Editab fusion area liffusion are fusion perip liffusion per	Width le (m^2) la (m^2) hery 1phery	400,0n 1 2.224e- 2.224e- 2.0u M 2.0u M	M 13 13	

Figure 3.4:

• Now the NMOS is attached to our mouse cursor and we can place the NMOS by just

clicking on an empty space on the schematic editor window.

- A window shown below will appear where can can change the W and L of the transistor and even rotate the transistor in all ways and direction by the Rotate, Sideways and Upside Down keys.
- The top terminal of the NMOS is the drain, bottom one is the source (clear from the arrow), the terminal on the left is gate and on centre right is body.





- Now we have to add dc supply sources. One Vdc source for gate to source voltage and one for drain to source voltage.
- Again invoke add an instance menu by pressing i and browse for an instance called "vdc" inside analogLib.
- Note that analogLib can be sorted by categories by ticking the show category option at the top of the browser window.
- Vdc can be found under analogLib ¿ Sources ¿ Independent ¿ Vdc. Draw the schematic as shown below.
- The wires can be drawn by pressing "w" then click on starting point, then click on ending point. NOTE that a gnd! instance has to be added to the schematic.
- Else the simulator will not be able to resolve the voltages as no reference would be specified then.
- Now the value of the dc sources as to be set.
- Choose a dc source, and press "q". This is open the query page.
- In the row DC Voltage, fill the values "vgs" and "vds" for the two voltage sources correctly.
- Note that no units are to be added. Cadence will automatically take it in voltage.



Figure 3.6:

- Also the W and L of the transistor can be changed at any time by selecting the transistor and pressing q. the query page "q" is generally used to set properties of all the components and devices invoked from the library manager.
- Once the schematic is ready, press the "Check and Save" button on top left in the schematic editor window (tick symbol button).
- This will check for errors and save and will report if there are any errors or warnings.
- Errors cannot be ignored but warnings may be ignored if you are aware and sure that the warning is harmless.
- Now its time to simulate.

DC Analysis

- Select Tools click on Analog Environments.
- A new window opens up. On the menu on top, select variable click on copy from cellview.
- Immediately, vgs and vds would appear on the low left side of this window.
- Double click them and assign some initial value, like vgs=0.5 V and vds=0.6 V.
- From Menu, click Analysis then select Choose. click on dc and click on save operating points.
- Also select component parameter below. this will make some more options appear.
- Click on select component twice.
- This will take you to schematic, click on a voltage source for vgs, then in new popup window select dc voltage and then OK.

	I have been and	Carrier and the second		-		
Hide	Cancel	Defaults	1			Heli
Library	analogL	ib			Brows	se
Cell	vđđ					
View	symbol					
Names	Į.			11		
Amay		Rows	1	Columns	11	T.
	Rotate	Si	deways	Upside	Down	
DC volta Noise fik Number	, ge : name of noise/fr	eq pairs	vgal v I Q			
-	itude		1			
PAC mag	nitude		Į.			
PAC magn PAC mag PAC pha	mitude se		ļ 1			
Ar magn PAC mag PAC pha: Tempera	mitude se ture coeff	icient 1	F F F			
Ar magn PAC mag PAC pha: Tempera Tempera	pitude se ture coeff ture coeff	icient 1 icient 2	Г 			

Figure 3.7:

- Come back to the analysis window by using ALT-TAB and give the start = 0 and stop 1.8V (Since maximum supply is 1.8V for our process).
- Then press OK on analysis window.
- Coming back to the Analog Environments, select output to be plotted then click on select on schematic.
- Now select the drain terminal of the NMOS transistor by clicking on it and then press Esc.
- The Final analysis window will look like shown below.

¥		Vi	rtuoso	Analog I	Design Envir	onment (1)	<i>i</i>	E	- E ×
3	Status: R	eady				T=27	C Simulat	or: spect	re 6
Se	ssion Se	etup Analyse	s Varia	ables Outy	puts Simulat	tion Result	s Tools		Help
	D	esign			A	nalyses			K.
Lib	rary veb	site	*	туре	Argumen	ta	••••	Enable	J RC # TPAIN
Cel	nos.	char	1	de	- <u>1</u>	0 16	Auto.	yes	300
Vie	w sch	enatic							T T T X Y Z
	Design	Variables			c	outputs			D.
*	Nane	Value		Name/Si	gnal/Expr	Value	Plot Save	March	1
1	vqs	500m	1	MO/D			yes yes	no	y
2	vdə	600m	20				Are dere		000
									1000

Figure 3.8:

- Come back to Analog Environment and notice that the output is added and select Simulation and Run or just press the Netlist and Run button on the right (third button from down).
- Now simulation will start and a plot window will appear as shown below



Figure 3.9:

• The X-axis is Vgs and the Y-Axis is Id. The Id Vgs curve shown above is for the specified value of vds (specified to variable vds in analog environ ment window).



Figure 3.10:

Parametric Analysis

- We can also plot Id Vgs characteristics for more than one value of Vds on the same graph at the same time. Such plots can be achieved by parametric analysis.
- Let us consider that we wish to plot the below given graph.
- We have Vgs on the X Axis and Id on the Y Axis. Each curve on the plot is for different values of Vds. Therefore we select vgs as the sweep variable in dc analysis and vds as the variable of parametric analysis.
- Just like earlier, from analog environment, we select vgs voltage source in component parameter sweep in DC Analysis. Sweep it from 0 to 1.8V.
- Select the drain terminal of the transistor as the current plot.
- Then from Analog Environment window, we select Tools click on Parametric. This will open up a new window as shown below.

Tool Sweep Si	etup Analysis					Help	4
Sweep 1		Variable Name	vda		Add Specification]	
Range Type	From/To 🚽	From	0.3	То	1.8	12/2/12/11	
step Control	Auto	Total Steps	¢			Select _	

Figure 3.11:

- we fill up the above window as shown.
- Note that the variable name "vds" is same as the variable name given to the dc voltage value of the voltage source which applies the vds of the transistor.
- To eliminate variable name errors, in this window, choose Setup click on Variable name and then open sweep 1.
- Then select vds as the parametric sweep variable. Give in the range and the number of steps as shown above.
- Then click Analysis click on Start. Simulation will run, and the above shown graph for Id Vs. Vgs for various vds will be plotted.

3.7 Result

Understand the basic operation and characteristics of MOS transistors.

3.8 Further Probing Experiments

1. To plot the (i) output characteristics (ii) Transfer characteristics of an n-channel Depletion MOSFET.

2. To plot the (i) output characteristics (ii) Transfer characteristics of an p-channel Depletion MOSFET.

LAB-3 CMOS INVERTER

4.1 Introduction

CMOS is also sometimes referred to as complementary-symmetry metal–oxide–semiconductor. The words "complementary-symmetry" refer to the fact that the typical digital design style with CMOS uses complementary and symmetrical pairs of p-type and n-type metal oxide semiconductor field effect transistors (MOSFETs) for logic functions. Two important characteristics of CMOS devices are high noise immunity and low static power consumption. Significant power is only drawn while the transistors in the CMOS device are switching between on and off states. Consequently, CMOS devices do not produce as much waste heat as other forms of logic, for example transistor-transistor logic (TTL) or NMOS logic, which uses all n-channel devices without p-channel devices

4.2 Objective

4.2.1 Educational

•Learn the conditions for optimum performance of inverters.

•Understand the working of inverters using the volt- ampere and threshold voltage characteristics of MOSFETS.

4.2.2 Experimental

•Learn to select the required components from analog library of Cadence software.

•Determine the effect of bypass Capacitor on frequency response.

•Learn to select the required gates from GPDK library of Cadence software.

4.3 Prelab Preparation:

Read Appendix B and Appendix C of this manual, paying particular attention to the methods of using computer. Prior to coming to lab class, complete Part 0 of the Procedure.

4.4 Equipment needed

Personal computer Cadence software

4.5 Background

CMOS inverters (Complementary MOSFET Inverters) are some of the most widely used and adaptable MOSFET inverters used in chip design. They operate with very little power loss and

at relatively high speed. Furthermore, the CMOS inverter has good logic buffer characteristics, in that, its noise margins in both low and high states are large. This short description of CMOS inverters gives a basic understanding of the how a CMOS inverter works. It will cover input/output characteristics, MOSFET states at different input voltages, and power losses due to electrical current. A CMOS inverter contains a PMOS and a NMOS transistor connected at the drain and gate terminals, a supply voltage VDD at the PMOS source terminal, and a ground connected at the NMOS source terminal, were VIN is connected to the gate terminals and VOUT is connected to the drain terminals.(See diagram). It is important to notice that the CMOS does not contain any resistors, which makes it more power efficient that a regular resistor-MOSFET inverter. As the voltage at the input of the CMOS device varies between 0 and 5 volts, the state of the NMOS and PMOS varies accordingly. If we model each transistor as a simple switch activated by VIN, the inverter's operations can be seen very easily:



Figure 4.1: CMOS inverter

4.6 Procedure

Below steps explain the creation of new library "myDesignLib" and we will use the same throughout this course for building various cells that we going to create in the next labs. Execute Tools – Library Manager in the CIW or Virtuoso window to open Library Manager.



Figure 4.2: CMOS inverter cellview

- In the Library Manager, execute File New Library. The new library form appears..
- In the "New Library" form, type "myDesignLib" in the Name section. In the field of Directory section, verify that the path to the library is set -Database-cadence-analog-labs-613 and click OK.

	N	ew Library	
Library			
Name myD	esiginLib		
Directory 🔄 s	nan/cadence_ana	alog_labs_613/ 🔽 🛵	E 🛪 📰 III
DRCrun DRCrun UVS dig_source docs libs.oa22 models neocell File type: Dire	neockt pv spectre.run1 stream techFiles work Inverter.sp m tories	qrc.log ade_viva.log ade_viva.log assura_tech lib casLog casLog cds.lib cds.lib cds.lib.ca22 cds.libEditor.log	display.drf 1 EBindKeys.ill 1b.defs 1bManager.lt 1bManager.lt ncvlog.log qrc.log schBindKeys
Design Manage	r		
Use NONE			
🔾 Use No DM			

Figure 4.3:

• In the next "Technology File for New library" form, select option Attach to an existing techfile and click ok.



Figure 4.4:

• In the "Attach Design Library to Technology File" form, select gpdk180 from the cyclic field and click OK.

Attach Libi	rary to Technology Library
New Library	myDesignLib
Technology Library	analogLib avTech basic cdsDefTechLib gpdk180

Figure 4.5:

- After creating a new library you can verify it from the library manager.
- If you right click on the "myDesignLib" and select properties, you will find that gpdk180 library is attached as techlib to "myDesignLib".
 Creating a Schematic Cellview In this section we will learn how to open new schematic window in the new myDesignLib" library and build the inverter schematic as shown in the figure at the start of this lab.
- In the CIW or Library manager, execute File New Cellview.
- Set up the New file form as follows:Do not edit the Library path file and the one above might be different from the path shown in your form.

Library	Cell	View
cds_assertions cds_sincellb connectLib gpdk180 leee myDesignLib ncinternal ncmodels ncutils sdillb		
Messages		

I Iguit I.U.

~]	New File
File	
Library	myDesignLib
Cell	Inverter
View	schematic
Туре	schematic
Application	
Open with	Schematics L
🔲 Always use	e this application for this type of file
Library path fi	le
() ()	-demonstration labor 612/ada lab

Figure 4.7:

- Click OK when done the above settings. A blank schematic window for the Inverter design appears.
- In the Inverter schematic window, click the Instance fixed menu icon to display the Add Instance form.
- Tip: You can also execute Create Instance or press i.
- Click on the Browse button. This opens up a Library browser from which you can select components and the symbol view .You will update the Library Name, Cell Name, and the property values given in the table on the next page as you place each component.
- After you complete the Add Instance form, move your cursor to the schematic window and click left to place a component.
- This is a table of components for building the Inverter schematic.
- If you place a component with the wrong parameter values, use the Edit— Properties— Objects command to change the parameters
- Use the Edit— Move command if you place components in the wrong location.

Library name	Cell Name	Properties/Comments
gpdk180	pmos	For M0: Model name $=$
		pmos1, W = wp, L = 180n
gpdk180	nmos	For M1: Model name $=$
		nmos1, W= 2u, L=180n

- You can rotate components at the time you place them, or use the Edit—Rotate
- command after they are placed. Adding pins to Schematic
- Type the following in the Add pin form in the exact order leaving space between the pin names.

Pin names	Direction
vin	Input
vout	Output

- Make sure that the direction field is set to input/output/inputOutput when placing the input/output/inout pins respectively and the Usage field is set to schematic.
- Select Cancel from the Add pin form after placing the pins. In the schematic window, execute Window— Fit or press the f bindkey.
 Adding Wires to a Schematic



Figure 4.8:

- Click the Wire (narrow) icon in the schematic window.
- You can also press the w key, or execute Create Wire (narrow).
- In the schematic window, click on a pin of one of your components as the first point for your wiring. A diamond shape appears over the starting point of this wire.
- Follow the prompts at the bottom of the design window and click left on the destination point for your wire. A wire is routed between the source and destination points.
- Complete the wiring as shown in figure and when done wiring press ESC key in the schematic window to cancel wiring. Saving the Design
- Click the Check and Save icon in the schematic editor window.
- Observe the CIW output area for any errors.

Symbol Creation In this section, you will create a symbol for your inverter design so you can place it in a test circuit for simulation. A symbol view is extremely important step in the design process. The symbol view must exist for the schematic to be used in a hierarchy. In addition, the symbol has attached properties (cds Param) that facilitate the simulation and the design of the circuit.

- In the Inverter schematic window, execute Create Cellview— From Cellview.
- The Cellview From Cellview form appears. With the Edit Options function active, you can control the appearance of the symbol to generate.
- Verify that the From View Name field is set to schematic, and to View name field is set to symbol, with the Tool/Data Type set as Schematic Symbol.

 ✓ ✓	Ce	llview From Cellview	×
Library Name	myDesignLib		Browse
Cell Name	Inverter		
From View Name	schematic 👻	To View Name	symbol
		Tool / Data Type	schematicSymbol
Display Cellview	⊻		
Edit Options	¥		
		OK Cancel	Defaults Apply Help

Figure 4.9:

- Click OK in the Cellview From Cellview form.
- The Symbol Generation Form appears.
- Modify the Pin Specifications as follows:

✓ ////////////////////////////////////	111113212	Symbol G	eneration Option	s	·////////
Library Name	Cell Name View Name				
myDesignLib		Inverter		symbol	
Pin Specificati	ons				Attributes
Left Pins	à				List
Right Pins	Y	List			
Top Pins	vdd				List
Bottom Pins	Vss				List
Exclude Inheri	ted Connectio	in Pins:			
🖲 None 🕤	All 👃 Only	these:			
Load/Save 📃	Edit	Attributes 📃	Edit Labels	Edi	t Properties 📃
			0	K Cancel	Apply Help

Figure 4.10:

• Click OK in the Symbol Generation Options form.





- A new window displays an automatically created Inverter symbol as shown here. Move the cursor over the automatically generated symbol, until the green rectangle is highlighted, click left to select it.
- Click Delete icon in the symbol window, similarly select the red rectangle and delete that.
- Execute Create Shape polygon, and draw a shape similar to triangle.
- After creating the triangle press ESC key.
- Execute Create Shape Circle to make a circle at the end of triangle.
- You can move the pin names according to the location.
- $\bullet\,$ Execute Create Selection Box. In the Add Selection Box form, click
- Automatic. A new red selection box is automatically added.
- After creating symbol, click on the save icon in the symbol editor window to save the symbol.
- In the symbol editor, execute File Close to close the symbol view window.
 Building the Inverter-Test Design: Creating the Inverter-Test Cellview
 You will create the Inverter-Test cellview that will contain an instance of the Inverter cellview. In the next section, you will run simulation on this design
- In the CIW or Library Manager, execute File— New— Cellview.
- Set up the New File form as follows:
- Click OK when done. A blank schematic window for the Inverter-Test design appears.
- Using the component list and Properties/Comments in this table, build the Inverter-Test schematic



Figure 4.12:



Figure 4.13:

- Add the above components using Create Instance or by pressing I.
- Click the Wire (narrow) icon and wire your schematic. Tip: You can also press the w key, or execute Create— Wire (narrow).
- Click Create Wire Name or press L to name the input (Vin) and output (Vout) wires as in the below schematic.
- Click on the Check and Save icon to save the design.
- The schematic should look like this.
- Leave your Inverter-Test schematic window open for the next section.
- Analog Simulation with Spectre: To set up and run simulations on the Inverter-Test design
- In this section, we will run the simulation for Inverter and plot the transient, DC characteristics and we will do Parametric Analysis after the initial simulation.
- Starting the Simulation Environment:Start the Simulation Environment to run a simulation.

myDesignLib	Inverter	Symbol
analogLib	vpulse	v1=0, v2=1.8,td=0
		tr=tf=1ns, ton=10n, T=20n
analogLib	vdc, gnd	vdc=1.8

- In the Inverter-Test schematic window, execute
- Launch ADE L:The Virtuoso Analog Design Environment (ADE) simulation window appears.

Choosing a Simulator

- Set the environment to use the Spectre® tool, a high speed, highly accurate analog simulator. Use this simulator with the Inverter-Test design, which is made-up of analog components.
- In the simulation window (ADE), execute Setup— Simulator/Directory/Host.
- In the Choosing Simulator form, set the Simulator field to spectre (Not spectreS) and click OK. Setting the Model Libraries:
- The Model Library file contains the model files that describe the nmos and pmos devices during simulation.
- In the simulation window (ADE), Execute Setup Model Libraries. The Model Library Setup form appears. Click the browse button to add gpdk.scs if not added by default as shown in the Model Library Setup form.
- Remember to select the section type as stat in front of the gpdk.scs file. Your Model Library Setup window should now looks like the below figure.



Figure 4.14:

- To view the model file, highlight the expression in the Model Library File field and Click Edit File.
- To complete the Model Library Setup, move the cursor and click OK. The Model Library Setup allows you to include multiple model files. It also allows you to use the Edit button to view the model file.

Choosing Analyses This section demonstrates how to view and select the different types

of analyses to complete the circuit when running the simulation. In the Simulation window (ADE), click the Choose - Analyses icon. You can also execute Analyses - Choose. The Choosing Analysis form appears. This is a dynamic form, the bottom of the form changes based on the selection above.

- To setup for transient analysis a. In the Analysis section select tran b. Set the stop time as 200n
 - c. Click at the moderate or Enabled button at the bottom, and then click Apply.



Figure 4.15:

• To set up for DC Analyses: a. In the Analyses section, select dc. b. In the DC Analyses section, turn on Save DC Operating Point. c. Turn on the Component Parameter. d. Double click the Select Component, Which takes you to the schematic window. e. Select input signal vpulse source in the test schematic window. f. Select "DC Voltage" in the Select Component Parameter form and click OK. g. In the analysis form type start and stop voltages as 0 to 1.8 respectively. h. Check the enable button and then click Apply.

Choosir	ng Analyses	- V	irtuos	0	Analog I	Des	ign Environm
Analysis	🔾 tran		dc	0	ac	0	noise
	⊖ ×ſ	0	sens	0	dcmatch	0	stb
	O pz	0	sp	0	envip	0	pss
	O pac	0	pstb	\odot	pnoise	0	pxf
	O psp	0	qpss	0	qpac	0	qpnoise
	🔾 qp×f	0	qpsp	0	hb	0	hbac
	 hbnois 	е					
		D	C Ana	dysi	s		
Save DC C	Operating Po	int	-				
Hysteresis	Sweep						
Sween V	ariable						
Oweep vi	anabre		Col	mpo	nent Nam	e	/v0
Tempe	erature			~~~~		_	
Design	n Variable		_		Select	Cor	nponent
Compo	onent Parame	eter	Par	ame	eter Name		dc
Model	Parameter						
Sweep Ra	ange						
Start-S	Stop	-	-				
O Cente	r-Span	Start	0		S	top	1.8
	and the second						
Sweep Ty	he						
Automatic							
Add Speci	fic Points	1					

Figure 4.16:

- Click OK in the Choosing Analyses Form. Setting Design Variables Set the values of any design variables in the circuit before simulating. Otherwise, the simulation will not run.
- In the Simulation window, click the Edit Variables icon.
- The Editing Design Variables form appears.
- Click Copy From at the bottom of the form. The design is scanned and all variables found in the design are listed. In a few moments, the wp variable appears in the Table of Design variables section.
- Set the value of the wp variable: With the wp variable highlighted in the Table of Design Variables, click on the variable name wp and enter the following: Click Change and notice

value(expr)	2u

the update in the Table of Design Variables.

- Click OK or Cancel in the Editing Design Variables window. Selecting Outputs for Plotting
- Execute Outputs To be plotted Select on Schematic in the simulation window.
- Follow the prompt at the bottom of the schematic window, Click on output net Vout, input net Vin of the Inverter. Press ESC with the cursor in the schematic after selecting it.

the simulation window

Virtuoso® Analog Desigr	ı Environm	ent (1) -	myDesign	ıLib Inv	verter_Te	st schematic	
Session Setup Analyses Variables	<u>O</u> utputs <u>S</u>	Simulation	n <u>R</u> esults	Tools	<u>H</u> elp		cadence
III Status: Ready T=27 C Simulator: sp	pectre						
Design Variables	Analyses						4.
Name - Value 📃	_ Type =	Enable	1	Ar	guments		
1 wp 2u	1 dc		t 0 1.8 Au	tomatic	Start-Stop	i /V0	• AC
	2 tran	~	0 200n m	oderate			C DC
							Trans
	25			CHINA			169
	Outputs						Barra -
	Name	/Signal/E	Expr = Va	alue Pla	ot Save	Save Options	
	1 Vout			1		ally	
	2 Vin			-	100	allv	
	10			1000			
	Plot After S	imulation	: Auto	PI	otting mod	de: Replace	
>							7.0
5 Choose Design							

Figure 4.17:

Running the Simulation:

• Execute Simulation – Netlist and Run in the simulation window to start the Simulation or the icon, this will create the netlist as well as run the simulation.



Figure 4.18:



Figure 4.19:

• When simulation finishes, the Transient, DC plots automatically will be popped up along with log file.

Saving the Simulator State We can save the simulator state, which stores information such as model library file, outputs, analysis, variable etc. This information restores the simulation environment without having to type in all of setting again.

- In the Simulation window, execute Session Save State. The Saving State form appears.
- Set the Save as field to state1-inv and make sure all options are selected under what to save field.
- Click OK in the saving state form. The Simulator state is saved. Loading the Simulator State
- From the ADE window execute Session Load State.
- In the Loading State window, set the State name to state1-inv as shown.
- Click OK in the Loading State window. Parametric Analysis
- Parametric Analysis yields information similar to that provided by the Spectre® sweep feature, except the data is for a full range of sweeps for each parametric step. The Spectre sweep feature provides sweep data at only one specified condition.
- You will run a parametric DC analysis on the wp variable, of the PMOS device of the Inverter design by sweeping the value of wp.
- Run a simulation before starting the parametric tool. You will start by loading the state from the previous simulation run.

tate Load Directory	~/.artist_states	Browse			
Library	myDesignLib				
Cell	Inverter_Test				
Simulator	spectre				
State Name	statel_inv				
		Delete State			
ellview Options					
Library	myDesignLib				
Cell	Inverter_Test - Simulator				
State					
Constant		Browse Delete State			
Pescription		Browse Delete State			
Description		Doiete State			
Pescription		Browse			
Description Jone					
Pescription None		Select All Clear All			
Mat to Load	Variables Simulation Files	Select All Clear All			
Mat to Load Analyses Model Setup Model Setup	✓ Variables ✓ Simulation Files ✓ Convergence Setup	Select All Clear All Couputs Environment Options Severorm Setup			
Vhat to Load Analyses Analyses Model Setup Simulator Option Gaphical Simul	✓ Variables Simulation Files Convergence Setup	Select All Clear All Couputs Waveform Setup Results Display Setup			

Figure 4.20:

- Run the simulation and check for errors. When the simulation ends, a single waveform in the waveform window displays the DC Response at the Vout node. **Starting the Parametric Analysis Tool**
- In the Simulation window, execute Tools—Parametric Analysis. The Parametric Analysis form appears.
- In the Parametric Analysis form, execute Setup—Pick Name for Variable—Sweep 1. A selection window appears with a list of all variables in the design that you can sweep. This list includes the variables that appear in the Design Variables section of the Simulation window.
- In the selection window, double click left on wp.The Variable Name field for Sweep 1 in the Parametric Analysis form is set to wp.
- Change the Range Type and Step Control fields in the Parametric Analysis form. These numbers vary the value of the wp of the pmos between 1um and 10um at ten evenly spaced intervals. **Execute Analysis—Start:** The Parametric Analysis window displays

Sweep 1		Variable Nam	e wp		Add Specification	-
lange Type	From/To	From	lu	То	10u	
tep Control	Auto	Total Steps	10			Select 🗹

Figure 4.21:

the number of runs remaining in the analysis and the current value of the swept variable(s). Look in the upper right corner of the window. Once the runs are completed the waves can window comes up with the plots for different runs. Note: Change the wp value of pmos device back to 2u and save the schematic before proceeding to the next section of the lab. To do this use edits property option.



Figure 4.22:

4.7 Further Probing Experiments

1. Determine the output and transfer characteristics of NMOS inverter with Resistive load.

2. Determine the output and transfer characteristics of N MOS inverter with PMOS load.

LAB 4 – RING OSCILLATOR

5.1 Introduction

A ring oscillator is a device composed of an odd number of NOT gates in a ring, whose output oscillates between two voltage levels, representing true and false. The NOT gates, or inverters, are attached in a chain and the output of the last inverter is fed back into the first.

5.2 Objective

5.2.1 Educational

- Design ring oscillator using inverters.
- Understand the principle of operation of ring oscillators

5.2.2 Experimental

- Plot the output characteristics of ring oscillator
- Learn how to form circuit symbol and then use it next level

5.3 Prelab Preparation:

Read Appendix B and Appendix C of this manual, paying particular attention to the methods of using computer. Prior to coming to lab class, complete Part 0 of the Procedure.

5.4 Equipment needed

- Personal computer
- Cadence software

5.5 Background

A device that consists of odd number of NOT gates is referred to as Ring Oscillator. The output of these gates oscillates between two voltage levels (between 0 and 1). The immunity to external disturbances is provided by means of the Ring Oscillator. The output of the last Inverter is fed back to the Input. The input is same as the last output. A Ring Oscillator requires power above threshold Voltage to operate. At this voltage, oscillation starts spontaneously. The frequency of oscillation and the current usage can be decreased by decreasing the applied voltage.

Ring Oscillator is one of the members of class time delay oscillators. The Ring oscillator uses odd number of Inverters so that gain can be increased greater than 1. Instead of having one delay element, each inverter contributes delay around the ring of Inverters. Hence, the name Ring Oscillator is given.
5.6 Procedure

Design the Ring Oscillator schematic as shown in Figure with following parameters. Design procedure is similar to CMOS inverter (Exp 2).



Figure 5.1: Ring oscillator

sl.no	Parameters	Values	
1	Supply voltages	1.2v	
2	Technology Cadence gpdk 1		
3	Total width 2um		
4	Threshold Value	800nm	
5	Transient time	0 to 200n	
6	Clock Rise Time	1.8ns	
7	Clock Fall time	1.8ns	
8	Clock Pulse Width	50 ns	

1. For this first design basic CMOS Inverter as shown below. The schematic of an CMOS Inverter in which the PMOS transistor and NMOS transistor connected together to form CMOS Inverter. When low input is given, for example (0), PMOS gets ON and high output (1) is obtained. Similarly, when high input (1) is given, NMOS gets ON and low output (0) is obtained.



Figure 5.2:

2. Create the symbol for the inverter.



Figure 5.3:

3. Input pin (Vin) is formed at the left side of the Inverter. Supply Voltage pin (Vdd) is given at the top, Ground pin is provided at the bottom. Output pin (Vout) is at the right side of the Inverter.

Test setup of an Inverter:

1. Test setup of an Inverter is shown in above Figure .The supply voltage and the input voltage is given as 1.2 volt. The Capacitor C is held at the output for the purpose of storing the charges. Now form the ring oscillator using INVERTER as shown below.



Figure 5.4:

- 2. The Ring Oscillator shown in below Figure has three stages Inverter. In this ring oscillator, the output of the first inverter is given to the input of the second inverter and the second inverter output is given as the input of the third inverter. The output of the third Inverter is fed back to the input of the first Inverter, since this is an oscillator. In below Figure, The Transient response of the Ring Oscillator is shown, in which the oscillations are present due to noise in the form of non uniform waveform. The waveform formed has the maximum peak voltage of 1.2 V.
- 3. we need to configure the environment to run our first simulation. In the Analog Environment window select Analyses → Choose. Select "dc" and then "Component Parameter". Select "Select Component" and then click on the desired voltage source in the schematic to sweep. In this case we want to sweep the input voltage source which is V0 in Figure 1-14. Select "dc" as the variable to sweep when the popup window opens. We wish to sweep the source from the negative supply to the positive supply, so input -1.5 into "Start" and 1.5 into "Stop". Select OK.



Figure 5.5:

5.7 Output



Figure 5.6:

5.8 Further Probing Experiments

- 1. Draw the output characteristics of 5 stage ring oscillator and compare with 3 stage oscillator.
- 2. Draw the output characteristics of 7 stage ring oscillator and compare with 5 stage oscillator

LAB-5 LOGIC GATES

6.1 Introduction

The basic logic gates are the building blocks of more complex logic circuits. These logic gates perform the basic Boolean functions, such as AND, OR, NAND, NOR, Inversion, Exclusive-OR, Exclusive-NOR. These gates can be extended to have more than two inputs. A gate can be extended to have multiple inputs if the binary operation it represents is commutative and associative. These basic logic gates are implemented as small-scale integrated circuits (SSICs) or as part of more complex medium scale (MSI) or very large-scale (VLSI) integrated circuits.

6.2 Objective

6.2.1 Educational

- 1. Design complex logic gates using NAND and NOR gates.
- 2. Understand the operation of complex logic gates.

6.2.2 Experimental

- 1. Plot the output characteristics of logic gates
- 2. Learn how to form circuit symbol and then use it next level

6.3 Prelab Preparation:

Read Appendix B and Appendix C of this manual, paying particular attention to the methods of using computer. Prior to coming to lab class, complete Part 0 of the Procedure.

6.4 Equipment needed

- 1. Personal computer
- 2. Cadence software

6.5 Background

A generalized CMOS logic circuit consists of two transistor nets nMOS and pMOS. The pMOS transistor net is connected between the power supply and the logic gate output called as pull-up network , Whereas the nMOS transistor net is connected between the output and ground called as pull-down network. Depending on the applied input logic, the PUN connects the output node to VDD and PDN connects the output node to the ground.nMOS transistor net is connected between the output and ground called as pull-down network. Depending on the applied input logic, the PUN connects the output node to the ground.nMOS transistor net is connected between the output and ground called as pull-down network. Depending on the applied input

logic, the PUN connects the output node to VDD and PDN connects the output node to the ground.



Figure 6.1:

The transistor network is related to the Boolean function with a straight forward design procedure:

• Design the pull down network (PDN) by realizing, AND(product) terms using series-connected nMOSFETs. OR (sum) terms using parallel-connected nMOSFETS.

• Design the pull-up network by realizing, AND(product) terms using parallel-connected PMOS-FETs. OR (sum) terms using series-connected PMOSFETS.

• Add an inverter to the output to complement the function. Some functions are inherently negated, such as NAND,NOR gates do not need an inverter at the output terminal.

6.6 Procedure:

Schematic Entry Objective: To create a new cell view and build A NAND gate Use the techniques learned in the Lab2.1 to complete the schematic of NAND gate. This is a table of components for building the NAND gate schematic.



Figure 6.2: 2 input CMOS nand

Library name	Cell Name	Properties/Comments
gpdk180	Pmos	Model Name = $pmos1, pmos2;$
gpdk180	Nmos	Model Name $=$ nmos1,nmos2;

• Type the following in the ADD pin form in the exact order leaving space between the pin names.

Pin names	Direction
Vin1,vin2	Input
vout	Output
vdd vss	Input

6.6.1 Symbol Creation:

- To create a symbol for the nand gate
- Use the techniques learned in the Lab2.1 to complete the symbol of NAND gate

6.6.2 Symbol Creation:



Figure 6.3:

Building the NAND Test Design: To build NANDtest circuit using your NAND gate • Using the component list and Propertiesor Comments in the table, build the nand-test schematic as shown below.

Library name	Cellview name	Properties or Comments
myDesignLib	cmos-nand	Symbol
analogLib	Vpulse	Define pulse specification as
		In lab 2.1
analogLib	vdd,vss,gnd	vdd=1.8; $vss=1.8$



Figure 6.4:

6.6.3 Analog Simulation with Spectre:

 $\bullet \mathrm{To}$ set up and run simulations on the NAND gate design.

• Use the techniques learned in the Lab2.1 to complete the simulation of NAND gate, ADE window and waveform should look like below.

vesign Variables Name – Value	Type - Enable	Arguments erate	
	Outputs	(?) य ×	
	1 net5	vanie Pini Save Save Filminis	-
	z net6	🖌 📃 ally	VV
	3 Vout	🥑 🛄 aliv	
	Plot after simulation: Auto	🝷 Philling minder Replace 🗢	



Figure 6.5: output of NAND gate

6.7 Design of XOR GATE

Schematic Capture

Schematic Entry

• To create a new cell view and build A XOR gate.

• Use the techniques learned in the Lab2.1 to complete the schematic of XOR gate. This is a table of components for building the XOR gate schematic.

• Type the following in the ADD pin form in the exact order leaving space between the pin names.

•To design CMOS xor gate need 3 PMOS transistors and three NMOS transistors required.

•Design the pull down network (PDN) by realizing, AND(product) terms using series-connected NMOSFETs. OR (sum) terms using parallel-connected nMOSFETS.

•Design the pull-up network by realizing, AND(product) terms using parallel-connected PMOS-FETs. OR (sum) terms using series-connected PMOSFETS.

•To take the complent of input apply input to inverter.



Figure 6.6:

Pin names	Direction
Vin1,vin2	Input
vout	Output
vdd vss	Input

6.7.1 Symbol Creation:

To create a symbol for the XOR gate.

• Use the techniques learned in the Lab2.1 to complete the symbol of XOR gate.



Figure 6.7:

6.7.2 Building the XOR Gate Test Design:

To build cmos-xor-test circuit using your cmos-xor \bullet Using the component list and Properties/Comments in the table, build the cmos-xor-test schematic as shown below.

Library name	Cellview name	Properties/Comments
myDesignLib	cmos_XOR	Symbol
analogLib	Vpulse	Define pulse specification as
		In lab 2.1
analogLib	vdd,vss,gnd	vdd=1.8; $vss=1.8$



Figure 6.8:

Analog Simulation with Spectre:

To set up and run simulation on the XOR gate design.

• Use the techniques learned in the Lab2.1 to complete the simulation of XOR gate, ADE window and waveform should look like below.



Figure 6.9: output of xor gate

6.8 Result:

Designed and verified dynamic characteristics of NAND and XOR gates.

6.9 Further Probing Experiments

- 1. Design 2 input NAND gate in N MOS design style
- 2. Design 2 input NOR gate in N MOS design style

LAB-6 4x1 MULTIPLEXER

7.1 Introduction

A multiplexer is a device that selects between several analog or digital input signals and forwards the selected input to a single output line. The selection is directed by a separate set of digital inputs known as select lines. A multiplexer of q inputs has lnq select lines, which are used to select which input line to send to the output.

7.2 Objectives

7.2.1 Educational

- Design complex multiplexers using transmission gates.
- Understand the operation of 4 x1 and 8 X 1 multiplexers.

7.2.2 Experimental

• Plot the characteristics of a 4x1 digital multiplexer using pass transistor logic

 \bullet Develop 2 X 1 multiplexers and form circuit symbol so that it can be used for higher order multiplexers.

7.3 Prelab Preparation:

7.3.1 Reading

•Read Appendix B and Appendix C of this manual, paying particular attention to the methods of using computer. Prior to coming to lab class, complete Part 0 of the Procedure.

7.4 Equipment needed

- Personal computer
- Cadence software

7.5 Back ground

Consider a simple design example: a 4:1 logic multiplexer with 2 control inputs. The design is to be done by creating a 2:1 multiplexer with 1 control input, and then assembling three of them as shown below to create the 4:1 multiplexer. A few notations have been introduced here. First, we would like to consider the four inputs to be bits of a vector $D_i3:0_i$. But more subtle is the fact that we have used a symbol to represent a multiplexer in this schematic. There are no transistors. This is exactly what we want to do in Cadence. When we design the 2:1 multiplexer, we will create a transistor schematic and a polygon layout as you are already familiar with, but we will also create a "symbol" view that looks like the symbols used above. Then, when we create higher levels of schematics, such as the 4:1 mux, we can instantiate the 2:1 schematics, the same as we would do in the layout.



Figure 7.1: 4x1multiplexer

7.6 Procedure

•Create transistor level schematic for 2:1 mux using transistor schematic symbols, run simulations to verify design.

•Create layout for 2:1 mux by instantiating transistors, check DRC, LVS to verify layout.

•Create symbol for 2:1 mux and 4:1 Mux.

•Create transistor level schematic for 4:1 mux using 2:1 mux schematic symbols, run simulations.

•Create layout for 4:1 mux by instantiating 2:1 mux layouts, check DRC, LVS.

•Create symbol for 4:1 mux.

•The design flow is repeated in the same manner for each cell in the hierarchy, and this procedure can be repeated indefinitely to create very large/complex designs.

•Below is shown the schematic view for the 2:1 mux in this example.

•Remember to set the I/O type of your pins to either input or output as appropriate, and to do "Check and Save" on your schematic before creating the symbol.

•Note that the VDD and VSS pins are needed for the connections to the bulk terminals of the NMOS and PMOS devices.

•Even though they don't appear connected in the schematic, they are connected by reference when their names were used for the "bulk node" field when instantiating the transistors.

•You would also have to physically make these connections in the layout.

•Note that we have used a very useful feature in the schematics editor.

•Rather than explicitly wiring control signals S and SB around, we simply create wire stubs and label them S or SB appropriately.

•Cadence knows that all nets with the same name are considered connected. Labels are created with keystroke "l" and you must click directly on the wire being labeled when placing the labels in figure 7.2.



Figure 7.2: 2x1 multiplexer

how to position the pins in the generated symbol.

• You can just hit OK for now - it will put input pins on the left and output pins on the right by default, and you can edit the symbol later if you don't like it.

• The auto generated symbol view looks like this

•We could just keep the symbol above, but we might like to make it look like a trapezoid so

Cmd	:	Sel	0											
Tools	Design	Window	Edit	Add	Check	Optio	ns							Hel
۲														
€ ²														
ତ୍ <mark>ଦ</mark> ୍								<u>ten</u>						
n		<u>+</u>												
				tœp	artino	ımej								
<u> </u>		• }												
Ц														
Jan Market														
\cap		. mouses:	ingles	alect	D+ M	achHiM	ouseBr	vollo ()	R	hi Zo	omRe	lati	ines	

Figure 7.3: 2x1mux symbol

that it is more recognizable when we use it in other layouts, and separate the power supply pins from the inputs.

•We can do this by deleting the green box and redrawing four lines in the shape of a trapezoid. All of these shapes are just for visual purposes - they have no meaning in terms of electrical design.

•The only part of the symbol that is really important to the design are the red squares - these are the pins, and they are where you will connect wires to when drawing schematics.

•You can move these around, but be careful not to delete or rename them.

It is always good to perform a "Check and Save" after making edits - it will make sure that you have exactly the same pin names in the symbol and the schematic.Here is the modified symbol view:



Figure 7.4: 2x1mux symbol

 $\bullet \mathrm{Now}$ we are ready to create the schematic for the 4:1 mux.

•Start by creating a new schematic view as usual. Then chose "instantiate", and browse for your 2:1 mux cell.

•Click three times in your schematic to instantiate three copies of the mux.

•You should have "symbol" selected as the cellview when doing this instantiation.

•You will then have something like this:

•When creating layouts, you will usually perform a parallel task where you instantiate 3 copies



Figure 7.5: 4x1muxby2x

of the 2:1 mux layout into the 4:1 mux layout, but this is not shown here.

• Next we connect the muxes according to the original schematic drawing at the top of this page:

•Just as in the 2:1 mux, we need to name all of the pins.

•Let's consider power first. We create the typical pins called VDD and VSS, and again use the label tool (keystroke "l") to make all of the necessary power connections.

•Now consider the input pins. We could just create four input pins called A, B, C, and D and connect them to the four inputs, but this starts to become cumbersome as the number of inputs grows.

•We would like to have a single pin designation for "Inputs 0 through 3". This is done in Cadence with bus notation.

•When creating your input pins, select "input" as the I/O type, but enter D(3:0) as the pin name, and place this pin in the schematic as shown.

•The schematic wire connected to pin D(3:0) actually represents four wires. This is very important to remember.

•When you do the layout, there must actually be four physical wires drawn that correspond to the four schematic wires.

•Also, we only want to connect one wire to each of our 2:1 mux inputs, as they are single signal inputs.

•If we just wire D(3:0) to all inputs as shown below, there is no way to know which input should go to which mux.

•If you perform a "Check and Save", you will get warnings about this.

•This ambiguity is resolved by creating labels on what we want to be single wires indicating which signal from D should be used.

•Again, this is done with the label command (keystroke "l"). Labeling the wires as shown below designates which signal from vector D connects to which mux.

•There is a shortcut for this: enter (0:3) as the label name and check the "bus expansion on" box before placing the labels, and the next four clicks place labels 0,1,2,3.

•We can do the same thing for the two control bits and name the pin S(1:0) as shown below, but this time use wire labels S(0) and S(1) to indicate both the bus name and the bit number at the same time.

•Also included is the output pin Q, and this is the complete schematic.



Figure 7.6: 4x1muxschematic

•Now that the 4:1 schematic is done, we can do all the normal things: export the netlist for simulation, create the layout and run LVS to compare against this schematic, etc.

• When you export the netlist, it will actually create a netlist with all 12 transistors connected appropriately.

•Also, we will need a symbol view for this 4:1 mux for when we want to use it in turn in even higher levels of the schematic hierarchy.

•This is done the same way as for the 2:1 mux, by selecting Design-Create Cellview-From Cellview, and optionally editing the resulting symbol shapes.



Figure 7.7: 4x1 symbol

7.7 Result

Did the simulation and observed the MUX operation

7.8 Further Probing Experiments

- 1. Design 8X1 multiplexer using 4X1 multiplexer circuit symbol
- 2. Design 16X1 Multiplexer using 8X1 multiplexers

LAB-7 Latches

8.1 Introduction

Latch is an electronic logic circuit with two stable states i.e. it is a bistable multivibrator. Latch has a feedback path to retain the information. Hence a latch can be a memory device. Latch can store one bit of information as long as the device is powered on. When enable is asserted, latch immediately changes the stored information when the input is changed i.e. they are level triggered devices. It continuously samples the inputs when the enable signal is on.

8.2 Objectives

8.2.1 Educational

- Design positive latch using multiplexers.
- Design negative latch using multiplexers.

8.2.2 Experimental

- Plot the output characteristics of positive latch.
- Form circuit symbol for 2 X 1 multiplexer and then use for negative latch.

8.3 Prelab Preparation:

Read Appendix B and Appendix C of this manual, paying particular attention to the methods of using computer. Prior to coming to lab class, complete Part 0 of the Procedure.

8.4 Equipment needed

8.4.1 Hardware Requirements:

- Personal computer
- Cadence software

8.5 Background

In the proposed DETFF(Dual-Edge Triggered Flip-Flop), positive latch and negative latch are connected in parallel as shown in Fig. These latches are designed using one transmission gate and two inverters connected back to back and the output of both the latches are connected to 2:1Mux as input. Mux is designed using one PMOS and one NMOS connected in series and gates are connected together and derived by the inverted CLK. Output of Mux is connected to

the inverter for strengthening the output. Back to back connected inverters hold the data when transmission gate is OFF and at the same time Mux sends the latched data to the inverter to get the correct D at the output

8.6 PROCEDURE

1. Follow the procedure that has been followed till now to make schematic and do analysis on simulation results.



Figure 8.1: differential amplifier

Technology	180nm
Min. Gate Width:	600nm
Max.Gate Width:	1200nm
MOSFET model	BSIM 3v3
Nominal Conditions:	vdd=1.8v,T=27degrees
Duty cycle:	50%
Nminal Clock Frequency	125MHz

8.7 output



Figure 8.2: differential amplifier

8.8 Further Probing Experiments

1. Design positive latch using transmission gates

2. Design negative latch using pass gates.

LAB-8 Registers

9.1 Introduction

The shift registers are used for temporary data storage. The shift registers are also used for data transfer and data manipulation. The serial-in serial-out and parallel-in parallel-out shift registers are used to produce time delay in digital circuits. The serial-in parallel-out shift register is used to convert serial data into parallel data.

9.2 Objectives

9.2.1 Educational

- Design registers using flip flops.
- Understand the principle of operation of registers

9.2.2 Experimental

• Verify data storage using Registers.

9.3 Prelab Preparation:

Read Appendix B and Appendix C of this manual, paying particular attention to the methods of using computer. Prior to coming to lab class, complete Part 0 of the Procedure.

9.4 Equipment needed

- Personal computer
- Cadence software

9.5 Background

Master-Slave D Flip-Flop A master-slave D flip-flop is created by connecting two gated D latches in series and inverting the enable input to one of them. It is called master-slave because the second (slave) latch in the series only changes in response to a change in the first (master) latch [2]. The term pulse-triggered means that data is entered on the rising edge of the clock pulse, but the output does not reflect the change until the falling edge of the clock pulse. Master-slave flip-flops can be constructed to behave as a J-K, R-S, T or D flip-flop. The purpose of masterslave flip-flops is to protect a flip-flops output from inadvertent changes caused by glitches on the input. Master-slave flip-flops are used in applications where glitches may be prevalent on inputs. The master-slave configuration has the advantage of being pulse-triggered, making it easier to use in larger circuits, since the inputs to a flip-flop often depend on the state of its output.

9.6 Procedure

Draw the Schematic and follow the steps what we did till now and do the simulation .



Figure 9.1: Schmitt trigger waveforms

9.7 Simualtion Result



Figure 9.2: simulation result

Did the simulation and observed the register operation

9.8 Further Probing Experiments

1. Design Master-Slave flip flop using some other gates?

2. Design negative latch using pass gates

LAB-9 Differential Amplifier

10.1 Introduction

A differential amplifier is a type of electronic amplifier that amplifies the difference between two input voltages but suppresses any voltage common to the two inputs

10.2 Objectives

10.2.1 Educational

• Design Differential amplifier using MOSFETS.

• Explain the operation of Differential amplifiers.

10.2.2 Experimental

- Plot the output characteristics of Differential amplifiers.
- Learn how to form circuit symbol and then use it for Non invering amplifier.

10.3 Prelab

Read Appendix B and Appendix C of this manual, paying particular attention to the methods of using computer. Prior to coming to lab class, complete Part 0 of the Procedure.

10.4 Equipment needed

- Personal computer
- Cadence software

10.5 Back ground

The differential amplifier (or subtractor) has two inputs and one output, as shown below. The differential amplifier yields an output voltage which is proportional to the difference between the inverting and the non-inverting input signals. By applying the superposition principle, the individual effects of each input on the output can be determined. The cumulative effect on the output voltage is then the sum of the two separate inputs.



Figure 10.1: differential amplifier

10.6 Procedure



Figure 10.2: differential amplifier schematic

10.6.1 Creating a Schematic cellview

Open a new schematic window in the myDesignLib library and build the Differntial Amplifier design.

1. In the CIW or Library manager, execute File – New – Cellview. Set up the Create New file form as follows:

2. Click OK when done. A blank schematic window for the design appears.

	New File 🛛 💌				
- File					
Library	myDesignLib 🔽				
Cell	Diff_amplifier				
View	schematic				
Туре	schematic 🧧				
Application					
Open with	Schematics L 🔽				
Always use this application for this type of file					
Library path file					
ve/darshan/cadence_analog_labs_613/cds.lib					
	OK Cancel Help				

Figure 10.3:

10.6.2 Adding Components to schematic

1. In the Differential Amplifier schematic window, execute Create— Instance to display the Add Instance form.

2. Click on the Browse button. This opens up a Library browser from which you can select components and the Symbol view .You will update the Library Name, Cell Name, and the property values given in the table on the next page as you place each component.

3.After you complete the Add Instance form, move your cursor to the schematic window and

Library name	Cell Name	Properties/Comments
gpdk180	nmos	Model Name = $nmos1$ (NM0,
		NM1; $W=3u$; $L=1u$; Body
		Type : Detached
gpdk180	nmos	Model Name $=$ nmos1 (NM2,
		NM3) ; W= $4.5u$; L= $1u$;
		Body Type : Integrated
gpdk180	pmos	Model Name $=$ pmos1 (PM0,
		PM2; W= 15u ; L= 1u ;
		Body Type : Integrated

click left to place a component. This is a table of components for building the Differential Amplifier schematic. After entering components, click Cancel in the Add Instance form or press Esc with your cursor in the schematic window.

10.6.3 Adding pins to Schematic

Use Create – Pin or the menu icon to place the pins on the schematic window. 1 Click the Pin fixed menu icon in the schematic window. You can also execute Create – Pin or press p. The Add pin form appears.

2 Type the following in the Add pin form in the exact order leaving space between the pin names.Make sure that the direction field is set to input/ouput/inputoutput when placing the input/output/inout pins respectively and the Usage field is set to schematic.

3 Select Cancel from the Add pin form after placing the pins. In the schematic window, execute View— Fit or press the f bindkey.

Pin Names	Direction
Idc,V1,V2	Input
Vout	Output
vdd, vss	InputOutput

10.6.4 Adding Wires to a Schematic

Add wires to connect components and pins in the design

1. Click the Wire (narrow) icon in the schematic window.You can also press the w key, or execute Create - Wire (narrow).

2. Complete the wiring as shown in figure and when done wiring press ESC key in the schematic window to cancel wiring.

Saving the Design

1. Click the Check and Save icon in the schematic editor window.

2. Observe the CIW output area for any errors.

10.6.5 Symbol Creation

Objective: To create a symbol for the Differential Amplifier

1 In the Differential Amplifier schematic window, execute Create — Cellview— From Cellview. 2 The Cellview from Cellview form appears. With the Edit Options function active, you can control the appearance of the symbol to generate.

3 Verify that the From View Name field is set to schematic, and the To View Name field is set to symbol, with the Tool/Data Type set as SchematicSymbol.

4 Click OK in the Cellview from Cellview form. The Symbol Generation Form appears.

5 Modify the Pin Specifications as in the below symbol.

6 Click OK in the Symbol Generation Options form.

7 A new window displays an automatically created Differential Amplifier symbol. 8 Modifying automatically generated symbol so that it looks like below Differential Amplifier symbol.

9 Execute Create— Selection Box. In the Add Selection Box form, click Automatic. A new red selection box is automatically added.

10 After creating symbol, click on the save icon in the symbol editor window to save the symbol. In the symbol editor, execute File— Close to close the symbol view window.

				· ·		
				[@inst	anceN	ame]
	Ide					
• .						
	VI	[@	∮piart	Name]		
	$\sqrt{2}$					
	· ~					

Figure 10.4: differential amplifier symbol

Library name	Cellview name	Properties/Comments
myDesignLib	Diff-amplifier	Symbol
analogLib	Vsin	Define specification as AC Magnitude=
		1; Amplitude= $5m$; Frequency= $1K$
analogLib	vdd, vss, gnd	Vdd=2.5; $Vss=-2.5$
analogLib	Idc	Dc current = 30u

10.6.6 Building the Diff-amplifier-test Design

Objective: To build Differential Amplifier Test circuit using your Differential Amplifier Creating the Differential Amplifier Test Cellview.

- 1. In the CIW or Library Manager, execute File— New— Cellview.
- 2. Set up the Create New File form as follows:

3. Click OK when done. A blank schematic window for the Diff amplifier test design appears.

10.6.7 Building the Diff-amplifier-test Circuit

1 Using the component list and Properties/Comments in this table, build the Diff-amplifier-test schematic. Note: Remember to set the values for VDD and VSS. Otherwise your circuit will have no power.

2 Click the Wire (narrow) icon and wire your schematic.

- 3 Tip: You can also press the w key, or execute Create— Wire (narrow).
- 4 Click on the Check and save icon to save the design.

5 The schematic should look like this.

	New File 🛛 🗶
- File	
Library	myDesignLib
Cell	Diff_amplifier_test
View	schematic
Туре	schematic 🔽
Application	
Open with	Schematics L
🔲 Always use thi	s application for this type of file
Library path file	
le/darshan/cade	nce_analog_labs_613/cds.lib
	OK Cancel Help

Figure 10.5:

10.6.8 Analog Simulation with Spectre

Objective: To set up and run simulations on the Differential Amplifier Test design.

In this section, we will run the simulation for Differential Amplifier and plot the transient, DC and AC characteristics.

Starting the Simulation Environment 1. In the Diff-amplifier-test schematic window, execute Launch – ADE L. 2. The Analog Design Environment simulation window appears. Choosing a Simulator

1 In the simulation window or ADE, execute Setup— Simulator/Directory/Host. 2 In the Choosing Simulator form, set the Simulator field to spectre (Not spectreS) and click OK.

Setting the Model Libraries

1 Click Setup - Model Libraries. Note: Step 2 should be executed only if the model file not loaded by default. 2 In the Model Library Setup form, click Browse and find the gpdk180.scs file in the ./models/spectre directory.

Select stat in Section field, click Add and click OK.

10.6.9 Choosing Analyses

1. In the Simulation window, click the Choose - Analyses icon.You can also execute Analyses - Choose.

The Choosing Analysis form appears. This is a dynamic form, the bottom of the form changes based on the selection above.

2. To setup for transient analysis a. In the Analysis section select tran b. Set the stop time as 5m.

- c. Click at the moderate or Enabled button at the bottom, and then click Apply.
- 3. To set up for DC Analyses:
- a. In the Analyses section, select dc.
- b. In the DC Analyses section, turn on Save DC Operating Point.
- c. Turn on the Component Parameter.
- d. Double click the Select Component, Which takes you to the schematic window.
- e. Select input signal Vsin for dc analysis.



Figure 10.6: differential amplifier test schematic

spectre0: Model Library Setup		//// 🗶
Model File	Section	
E- Global Model Files - -	tat	
		₽
		×
OK Ca	ncel Apply	Help

Figure 10.7:

- f. In the analysis form, select start and stop voltages as -5 to 5 respectively.
- g. Check the enable button and then click Apply.
- 4. To set up for AC Analyses form is shown in the previous page.
- a. In the Analyses section, select ac.
- b. In the AC Analyses section, turn on Frequency.

c. In the Sweep Range section select start and stop frequencies as 150 to 100M d. Select Points per Decade as 20.

- e. Check the enable button and then click Apply.
- 5. Click OK in the Choosing Analyses Form.

🕐 Choosing Analyses Virtuoso® Analog Design Environn 📧	💟 Choosing Analyses – Virtuoso® Analog Design Environmen 💌
Analysis ⊖tran ●dc ⊖ac ⊖noise ⊖xf ⊖sens ⊖dcmatch ⊖stb ⊖pz ⊖sp ⊖envlp ⊖pss	Analysis ⊖tran ⊖dc ●ac ⊖noise ⊖xf ⊖sens ⊖dcmatch ⊖stb ⊖pz ⊖sp ⊖envlp ⊖pss
⊖ pac ⊖ pstb ⊖ pnoise ⊖ pxf ⊖ psp ⊖ qpss ⊖ qpac ⊖ qpnoise ⊖ qpxf ⊖ qpsp ⊖ hb ⊖ hbac ⊖ hbnoise	⊖ pac ⊖ pstb ⊖ pnoise ⊖ pxf ⊖ psp ⊖ qpss ⊖ qpac ⊖ qpnoise ⊖ qpxf ⊖ qpsp ⊖ hb ⊖ hbac ⊖ hbnoise
DC Analysis Save DC Operating Point	AC Analysis Sweep Variable Frequency Design Variable
Sweep Variable Temperature Design Variable Component Name V2 Select Component Component Parameter Parameter	 Temperature Component Parameter Model Parameter
Component a cameter Parameter Name do Model Parameter Sweep Range Start-Stop Start -5 Stop 5 Center-Span	Sweep Range Start-Stop Start 10 Stop 100M Center-Span Sweep Type Logarithmic Content Per Decade Number of Steps
Sweep Type Automatic Add Specific Points	Add Specific Points
Enabled V Options OK Cancel Defaults Apply Help	Enabled Z Options OK Cancel Defaults Apply Help

Figure 10.8:

10.6.10 Selecting Outputs for Plotting

Select the nodes to plot when simulation is finished.

1. Execute Outputs – To be plotted – Select on Schematic in the simulation window.

2. Follow the prompt at the bottom of the schematic window, Click on output net Vo, input net Vin of the Diff-amplifier. Press ESC with the cursor in the schematic after selecting node.

Virtuoso® Analog Design.	Environment (2) - myDesignLib Diff_amplifier_test schematic	s × c
S <u>e</u> ssion Set <u>u</u> p <u>A</u> nalyses <u>V</u> ariable	es <u>O</u> utputs <u>Si</u> mulation <u>R</u> esults <u>T</u> ools <u>H</u> elp cāden	ce
⊯ Status: Ready T=27 C Simulator:	spectre State: state1_diff_amp	
Design Variables	Analyses	<u>.</u>
Name Value A	Type - Enable Arguments 1 dc ✓ 2 ac ✓ 3 tran ✓ 0 5m moderate	7 vc xc irans
	Outputs	₽ ₽
	Name/Signal/Expr Value Plot Save Save Options 1 Vo ✓ □ allv 2 Vin ✓ □ allv	»→ 《
>	Plot After Simulation: Auto Plotting mode: Replace	V
29 Load State		

Figure 10.9:

10.6.11 Running the Simulation

1. Execute Simulation – Netlist and Run in the simulation window to start the simulation, this will create the netlist as well as run the simulation.

2. When simulation finishes, the Transient, DC and AC plots automatically will be popped up along with netlist.



Figure 10.10: Differential amplifier output

10.7 Result

Did the simulation and observed the Differential amplifier operation

10.8 Further Probing Experiments

- 1. Design opamp by using differential amplifier
- 2. Design inverting Opamp

LAB-10 NMOS AND CMOS INVERTER LAYOUT

11.1 Introduction

The design rules are formed to translate the circuit design concepts , (usually in stick diagram or symbolic form) into actual geometry in silicon. The design rules are the effective interface between the circuit/system designer and the fabrication engineer. The design rules also help to provide a reliable compromise between the circuit or system designer and the fabrication engineer. In general the circuit designers expect smaller layouts for improved performance and decreased silicon area. On the other hand, the process engineer like those design rules that result in a controllable and reproducible process. In fact there is a need of compromise for a competitive circuit to be produced at a reasonable cost.

11.2 Objectives

11.2.1 Educational

• Understand the lamda based and absolute design rules for optimum VLSI layouts.

11.2.2 Experimental

- Do the layout design for NMOS inverter.
- Do the layout design for CMOS inverter.

11.3 Prelab Preparation

Read Appendix B and Appendix C of this manual, paying particular attention to the methods of using computer. Prior to coming to lab class, complete Part 0 of the Procedure.

11.4 Equipment

- Personal computer
- Cadence software

11.5 Background

In this Lambda –base design rules all paths in all layers will be dimensioned in lambda units and subsequently lambda can be allocated an appropriate value compatible with the feature size of
the fabrication process. These design rules are such that, if correctly obeyed, the mask layouts will produce working circuits for a range of values allocated to lambda. For example,lambda can be allocated a value of 1.0 μ m so that minimum feature size on chip will be 2 μ m (2lambda). Design rules, also, specify line widths, separations, and extensions in terms of lambda. Creating Layout View of Inverter

- 1. From the Inverter schematic window menu execute Launch Layout XL. A Startup Option form appears.
- 2. Select Create New option. This gives a New Cell View Form
- 3. Check the Cellname (Inverter), Viewname (layout).
- 4. Click OK from the New Cellview form.
- 5. LSW and a blank layout window appear along with schematic window.

Adding Components to Layout

- 1. Execute Connectivity Generate All from Source or click the icon in the layout editor window, Generate Layout form appears. Click OK which imports the schematic components in to the Layout window automatically.
- 2. Re arrange the components with in PR-Boundary as shown in the next page.
- 3. To rotate a component, Select the component and execute Edit –Properties. Now select the degree of rotation from the property edit form.
- 4. To Move a component, Select the component and execute Edit -Move command. Making interconnection.
- 5. Execute Connectivity–Nets–Show or Hide selected Incomplete Nets or click .
- 6. Move the mouse pointer over the device and click LMB to get the connectivity information, which shows the guide lines (or flight lines) for the inter connections of the components.
- 7. From the layout window execute Create Shape Path-Create wire or Create Shape Rectangle (for vdd and gnd bar) and select the appropriate Layers from the LSW window and Vias for making the inter connections.

Creating Contacts-Vias.

You will use the contacts or vias to make connections between two different layers.

1. Execute Create — Via or select-command to place different Contacts, as given in for metal1– Poly Connection use Metal1-Poly contact type, for For Metal1- Psubstrate Connection use Metal1-Psub contact type, for For Metal1- Nwell Connection use Metal1-Nwell contact type. Saving the design



Figure 11.1: inverter layout

2. Save your design next do **Physical Verification:**

Assura DRC

Running a DRC

• Open the Inverter layout form the CIW or library manger if you have closed that. Press shift – f in the layout window to display all the levels.

• Select Assura - Run DRC from layout window. The DRC form appears. The Library and Cellname are taken from the current design window, but rule file may be missing. Select the Technology as gpdk180. This automatically loads the rule file.

- Your DRC form should appear like this
- Click OK to start DRC.
- A Progress form will appears. You can click on the watch log file to see the log file.

• When DRC finishes, a dialog box appears asking you if you want to view your DRC results, and then click Yes to view the results of this run.

• If there any DRC error exists in the design View Layer Window (VLW) and Error Layer Window (ELW) appears. Also the errors highlight in the design itself.

• Click View – Summary in the ELW to find the details of errors.

 \bullet You can refer to rule file also for more information, correct all the DRC errors and Re – run the DRC.

		Run Assur	a DRC		
Layout Design Sourd Library myDesignL Save Extracted View Area To Be Checked	:e DFII - ib Cell / View Name d Full	Compare two layo Inverter drc_extracted	View layou	t	re Rules) Browse
Run Name Run Location	R local	un Directory	DRCrun		
View Rules Files Rules File Switch Names RSF Include	Value	gy gpdk180 g_labs_613/pv/ass Default	Description	e Set default View Set S	Reload witches ew
None					

Figure 11.2: inverter layout

• If there are no errors in the layout then a dialog box appears with No DRC errors found written in it, click on close to terminate the DRC run.

ASSURA LVS • In this section we will perform the LVS check that will compare the schematic netlist and the layout netlist.

Running LVS • Select Assura – Run LVS from the layout window. The Assura Run LVS form appears. It will automatically load both the schematic and layout view of the cell.

• Change the following in the form and click OK.

		Run Assura L'	/s	
Schematic Design Sc	urce DFII	Use Existing Netlist		etlisting Options
Library myDesignL:	Lb Cell	Inverter	View schemati	Browse
Layout Design Sourc	e DFII	Use Existing Extract	ed Netlist	<u>_</u>
Library myDesignL:	Lb Cell	Inverter	View layout	Browse
Run Name	R	un Directory . /LVS		
View Rules Files	Z Technolo	gy gpdk180 🔽	Rule S	et default
Extract Rules	mce_analog_la	bs_613/pv/assura/ex	tract.rul	View Reload
Compare Rules	lan/cadence_ar	nalog_labs_613/pv/as	sura/compare.rul	1 View
Switch Names				Set Switches
Binding File(s)				View
RSF Include	-			View
Variable None	Value	Default	Description	
View avParameters	ш (м	odify avParameters	7 avP	arameters are set.
View avCompareRule	es 🗉 🤇 Mo	dify avCompareRules) 1 avC	ompare rule is set.
View Additional Fund	tions 📃		No additio	onal functions are set.
ОК	Cancel Ar	ply) Defaults Loa	d State) Save S	itate View RSF Help

Figure 11.3:

3. Click use template at the bottom of the New Configuration form and select Spectre in the cyclic field and click OK. The Global Bindings lists are loaded from the template.

Template		
Name:	<other></other>	
From File:	<other> AMS - auLvs hspiceD</other>	
	spectre	

Figure 11.4:

- 4. Change the Top Cell View to schematic and remove the default entry from the Library List field.
- 5. Click OK in the New Configuration form. The hierarchy editor displays the hierarchy for this design using table format.



Figure 11.5:

	2 65 9 6		Clobal Pind	inge 7
ih cen		4/ U X	Citoba Dina	ings Eige
ibrary: myDesignL	.ib		Library List:	
cell: Inverter_Te	est		View List:	s.sch schematic veriloga ah
lew: schematic	â.		Stop List:	spectre
			Constraint Li	st:
Dpen Table View Cell Bindings	Tree View		Constraint Li	st:
Table View Cell Bindings	Tree View	View Found	Constraint Li	Inherited View/List
Table View Cell Bindings Library analogLib	Tree View Cell vdc	View Found spectre	Constraint Li	Inherited View List spectre cmos_sch cmos.s
Table View Cell Bindings Library analogLib analogLib	Tree View Cell vdc vpulse	View Found spectre spectre	Constraint Li	Inherited View List spectre cmos_sch cmos.s spectre cmos_sch cmos.s
Table View Cell Bindings Library analogLib analogLib gpdk180	Tree View Cell vdc vpulse nmos	View Found spectre spectre spectre	Constraint Li	Inherited View List spectre cmos_sch cmos.s spectre cmos_sch cmos.s spectre cmos_sch cmos.s
Table View Cell Bindings Library analogLib analogLib gpdk180 gpdk180	Tree View Cell vdc vpulse nmos pmos	View Found spectre spectre spectre spectre	Constraint Li	Inherited View List spectre cmos_sch cmos.s spectre cmos_sch cmos.s spectre cmos_sch cmos.s spectre cmos_sch cmos.s
Table View Coll Bindings Library analogLib analogLib gpdk180 gpdk180 myDesignLib	Tree View Cell vdc vpulse nmos pmos Inverter	View Found spectre spectre spectre spectre schematic	/iew To Use	Inherited View List spectre cmos_sch cmos.s spectre cmos_sch cmos.s spectre cmos_sch cmos.s spectre cmos_sch cmos.s spectre cmos_sch cmos.s
Table View Cell Bindings Library analogLib analogLib gpdk180 gpdk180 myDesignLib myDesignLib	Tree View Cell vdc vpulse mos pmos Inverter_Test	View Found spectre spectre spectre spectre schematic schematic	Constraint Li	Inherited View List spectre cmos_sch cmos.s spectre cmos_sch cmos.s spectre cmos_sch cmos.s spectre cmos_sch cmos.s spectre cmos_sch cmos.s spectre cmos_sch cmos.s

Figure 11.6:

- 6. Click the Tree View tab. The design hierarchy changes to tree format.
- 7. Save the current configuration.
- 8. Close the Hierarchy Editor window. Execute File Close Window.

To run the Circuit without Parasites

- 1. From the Library Manager open Inverter-Test Config view. Open Configuration or Top cellview form appears.
- 2. In the form, turn on the both cyclic buttons to Yes and click OK. The Inverter-Test schematic and Inverter-Test config window appears. Notice the window banner of schematic also states Config: myDesignLib Inverter-Test config.



Figure 11.7:

Open for editing	
Configuration "myDesignLib Inverter_Test config"	🖲 yes 🔾 no
Fop Cell View "myDesignLib Inverter_Test schematic"	🧕 yes 🔾 no

Figure 11.8:

- 3. Execute Launch ADE L from the schematic window.
- 4. Now you need to follow the same procedure for running the simulation. Executing Session–Load state, the Analog Design Environment window loads the previous state.
- 5. Click Netlist and Run icon to start the simulation. The simulation takes a few seconds and then waveform window appears.
- 6. In the CIW, note the netlisting statistics in the Circuit inventory section. This list includes all nets, designed devices, source and loads. There are no parasitic components. Also note down the circuit inventory section.

Measuring the Propagation Delay

- 1. In the waveform window execute Tools Calculator.
- 2. The calculator window appears.
- 3. Place the cursor in the text box for Signal1, select the wave button and select the input waveform from the waveform window.
- 4. Repeat the same for Signal2, and select the output waveform.
- 5. Set the Threshold value 1 and Threshold value 2 to 0.9, this directs the calculator to calculate delay at 50 percent i.e at 0.9 volts.

ile Tools View	w Options C	Constants Help				cādenc
						cuuche
Results Dir:	/export/home/	darshan/simulati	on/Inverter_Tes	st/spectre/config/	′psf	
a ut la ur la	ude IO ve la	on Ovar IS	o un lo en a	yswr Chn C	7m	
	idc O is	opt omp	vn2 O zp C		data	
- 1- 1-	1- 1-					
Off C Family	🗢 Wave 🗹 🗹	Clip N 🔷	Append			
-	1 100	I Down Million I	1			
A H Hats POI	n Digit Han	1367 VI367	ME I			
	p B B	I Hese: Misse: I 1	M+ ME 9			
	P 89 8 8 4	⊟se: Mose: 1	M+ ME >			7897
pecial Function	p 🕮 🕮 🖬	Heer Miser 1	M+ ME	e e.		7897
pecial Function	s diffub	gainMargin	Ishift	rmsNoise	×ma×	789/
pecial Function	s dîtbb dint	gainMargin getAschWave groupDeby	Ishift overshoot	rmsNoise root samnle	×max ×min ×val	7 8 9 / 4 5 6 * 1 2 3 -
special Function	s dîtbb dni dutyCycle evmQAM	gainMargin getAschWave groupDehw harmonic	Ishift overshoot peak period litter	rmsNoise root sample settlingTime	×ma× ×min ×val vma×	7 8 9 / 4 5 6 ° 1 2 3 - 0 ± . +
Average andwidth lip compare compression	s The second sec	gainMargin getAsciwave groupDehy harmonicFret	Ishift overshoot peak period_jitter phaseMargin	rmsNoise root sample settlingTime slewRate	×ma× ×min ×val yma× ymin	7 8 9 / 4 5 6 ° 1 2 3 - 0 ± . +
special Function werage bandwidth lip compare compression compression VRI	s dfbb dnl dutyCycle evmQAM evmQpsk eyeDiagram	gainMargin getAschWave groupDel v harmonic harmonicFret histo	Ishift overshoot peak period_itter phaseMargin phaseNoise	rmsNoise root sample settlingTime slewRate spectralPower	×max ×min ×val ymax ymin	7 8 9 / 4 5 6 ° 1 2 3 ÷ 0 ± • + user 1 user 2
werage special Function werage sompare compression compression VRI convolve	s dftbb dnl dutyCycle evmQAM evmQpsk eyeDiagram flip	gainMargin getAschwave groupDel v harmonic harmonicFra histo jinteg	Ishift overshoot peak period_litter phaseMargin phaseNoise sd	rmsNoise root sample settlingTime slewRate spectralPower spectrum	×max ×min ×val ymax ymin	7 8 9 / 4 5 6 ° 1 2 3 - 0 ± . user 1 user 2 user 3 user 4
special Function werage andwidth lip compare compression compression VRI convolve pross	s dftbb dnl dutyCycle evmQAM evmQpsk eyeDiagram flip fourEval	gainMargin getAschWave groupDelw harmonic harmonicFreh histo iinteg	Ishift overshoot peak period_jitter phaseMargin phaseMoise sd potibb	rmsNoise root sample settlingTime slevvRate spectralPower spectrum stddev	×ma× ×min ×val yma× ymin	7 8 9 / 4 5 6 * 1 2 3 * 0 ± * user 1 user 2 user 3 user 4
special Function werage andwidth lip compression compression compression convolve ross librin	s dftbb dnl dutlyCycle evmQAM evmQpsk eyeDiagram fip fourEval freq	gainMargin getAschwave groupDetw harmonic harmonicFre histo iinteg intersect	Ishift overshoot peak period_litter phaseMargin phaseNoise tsd P dbb pzbode	rmsNoise root sample settilingTime slewRate spectralPower spectrum stddev tangent	xmax xmin xval ymax ymin	7 8 9 / 4 5 6 ° 1 2 3 • 0 ± • user 1 user 2 user 3 user 4
special Function average bandwidth lip compare compression compression convolve ross lBm felay	dftbb dni dutyCycle evmQAM evmQpsk eyeDlagram flip fourEval freq freq_itter	gainMargin getAschwave groupDelw harmonic harmonic rest integ integ integ integ integ	ishiit overshoot peak period_litter phaseMargin phaseNoise od pabode pabode patinter	rmsNoise root sample settlingTime slewRate spectralPower spectrum stddev tangent thd	xmax xmin xval ymax ymin	7 8 9 / 4 5 6 1 1 2 3 - 0 ± . + user 1 user 2 user 3 user 4
Special Function average bandwidth lip compare compression compression compression compression compression compression comvolve cross the ter ter ter ter ter ter ter ter ter te	dftbb dnl evmQAM evmQAM evgDlagram flip fourEval freq ifteq ifteq ifteq ifter frequency rainEvernd	gainMargin getAschwave groupDelv harmonicFrau histo iinteg integ intersect iphyRI hoadnull	Ishift overshoot peak period_litter phaseMargin phaseM	rmsNoise root sample settlingTime slevRate spectralPower spectrum stddev tagent tudgent tudgent tudgent req walue	xmax xmin xval ymax ymin	7 8 9 / 4 5 6 * 1 2 3 - 0 ± • user 1 user 2 user 3 user 4
apecial Function average comparesion compression compression compression compression comvolve cross field fi	s offbb dnl dutyCycle evmQAM evmQAsk eyeDlagram flip fourEval freq_freq_litter frequency gainBwProd	gaintwirgin getAschwave groupDetwin harmonicFrei histo iinteg intersect ipnVRI loadpull	ishift overshoot peak period_litter phaseMargin phaseNoise sed potba pot	rmsNoise root sample settlingTime slevrRate spectralPower spectrum stddev the anti- value	xmax xmin xval ymax ymin	7 8 9 / 1 5 6 1 1 2 3 - 0 ± . + user 1 user 2 user 3 user 4
special Function werage bandwidth illp compare compression compression comvolve cross IBm telaw terit	s dftbb dnl Cycle evmOpSk eyeDlagram flip fourEval freq_ freq_litter frequency gainBwProd	gainMargin getAschWave groupDetw harmonicFrou histo iinteg intersect ipn ipnVRI loadpuil	Ishift overshoot peak phase/differ phase/Noise nad badbb pzbide pzhift riseTime rms	rmsNoise root settlingTime slewRate spectralPower spectrum stddev tangent thd unityGainFreq value	xmax xmin xval ymax ymin	7 8 9 / 4 5 6 * 1 2 3 a 0 ± . + user 1 user 2 user 3 user 4

Figure 11.9:

- 6. Execute OK and observe the expression created in the calculator buffer. Click on Evaluate the buffer icon to perform the calculation, note down the value returned after execution.
- 7. Close the calculator window.

To run the Circuit with Parasites

In this exercise, we will change the configuration to direct simulation of the av-extracted view which contains the parasites.

- 1. Open the same Hierarchy Editor form, which is already set for Inverter-Test config.
- 2. Select the Tree View icon: this will show the design hierarchy in the tree format.
- 3. Click right mouse on the Inverter schematic. A pull down menu appears. Select avextracted view from the Set Instance view menu, the View to use column now shows av-extracted view.-

Stream File*	/export/home/darshan/cadence_analog_labs_613/Inverter.gds
echnology Library	gpdk180
ibrary*	myDesignLib
oplevel Cell(s)	Inverter
/lew	layout
Options	Load Hierarchy Translate Cancel
Options Load Template	Load Hierarchy Translate Cancel Save Template Refresh Libs Help Reset Option
Options Load Template	Load Hierarchy Translate Cancel Save Template Refresh Libs Help Reset Option:

Figure 11.10:

4. Click on the Recompute the hierarchy icon, the configuration is now updated from schematic to av-extracted view.

- 5. From the Analog Design Environment window click Netlist and Run to start the simulation again.
- 6. When simulation completes, note the Circuit inventory conditions, this time the list shows all nets, designed devices, sources and parasitic devices as well.
- 7. Calculate the delay again and match with the previous one. Now you can conclude how much delay is introduced by these parasites, now our main aim should to minimize the delay due to these parasites so number of iteration takes place for making an optimize layout.

Generating Stream Data Streaming Out the Design

- 1. Select File Export Stream from the CIW menu and Virtuoso Xstream out form appears change the following in the form.
- 2. Click on the Options button.
- 3. In the StreamOut-Options form select under Layers tab and click OK.
- 4. In the Virtuoso XStream Out form, click Translate button to start the stream translator.
- 5. The stream file Inverter.gds is stored in the specified location.

Streaming In the Design

1. Select File – Import – Stream from the CIW menu and change the following in the form. You need to specify the gpdk180-oa22.tf file

Stream File×	/export/home/darshan/cadence_analog_labs_613/Inverter.gds	
Destination Library*	GDS_LIB	*
Attach Technology Library	gpdk180	*
Top Cell	Inverter	•
oad ASCII Tech File	/export/home/darshan/cadence_analog_labs_613/techFiles/gpdk180_oa22.tf	
Options	Load File Translate Cancel	
Load Template	Save Template) (Refresh Libs,) (Help) (Reset Options	

Figure 11.11:

- 2. Click on the Options button.
- 3. In the StreamOut-Options form select under Layers tab and click OK.
- 4. In the Virtuoso XStream Out form, click Translate button to start the stream translator.
- 5. From the Library Manager open the Inverter cellview from the GDS-LIB library and notice the design.
- 6. Close all the windows except CIW window, which is needed for the next lab.

11.6 Further Probing Experiments

- 1. Design Layout design for Ring oscillator in NMOS design style
- 2. Using CMOS design style do the layout design for Ring oscillator

LAB-11 LAYOUT OF 2-INPUT NAND, NOR GATES

12.1 Introduction

The design rules are formed to translate the circuit design concepts , (usually in stick diagram or symbolic form) into actual geometry in silicon. The design rules are the effective interface between the circuit/system designer and the fabrication engineer. The design rules also help to provide a reliable compromise between the circuit/system designer and the fabrication engineer. In general the circuit designers expect smaller layouts for improved performance and decreased silicon area. On the other hand, the process engineer like those design rules that result in a controllable and reproducible process. In fact there is a need of compromise for a competitive circuit to be produced at a reasonable cost.

12.2 Objective

12.2.1 Educational

• Understand the lamda based and absolute design rules for optimum VLSI layouts.

12.2.2 Experimental

- Do the layout design for two input NAND Gate
- Do the layout design for two input NOR Gate

12.3 Prelab Preparation:

• Read Appendix B and Appendix C of this manual, paying particular attention to the methods of using computer. Prior to coming to lab class, complete Part 0 of the Procedure.

12.4 Equipment needed

- Personal computer
- Cadence software.

12.5 Background

In this Lambda –base design rules all paths in all layers will be dimensioned in lambda units and subsequently lambda can be allocated an appropriate value compatible with the feature size of the fabrication process. These design rules are such that, if correctly obeyed, the mask layouts will produce working circuits for a range of values allocated to lambda. For example, lambda can be allocated a value of 1.0 μ m so that minimum feature size on chip will be 2 μ m (2lambda). Design rules, also, specify line widths, separations, and extensions in terms of lambda.

12.6 Procedure

Use the techniques learned in the Lab2.1 to complete the layout of NAND gate. Complete the DRC, LVS check using the assura tool.

Extract RC parasites for back annotation and Re-simulation.



Figure 12.1:

12.7 Further Probing Experiments

- 1. Design Layout design for three input NOR Gate
- 2. Design Layout design for three input NAND Gate

LAB-12 COMMON SOURCE AMPLIFIER

13.1 Introduction

When the input signal is applied at the gate terminal and source terminal, then the output voltage is amplified and obtained across the resistor at the load in the drain terminal. This is called a common source amplifier. Here source acts as a common terminal between the input and output. It is also known as a voltage amplifier or a trans-conductance amplifier. It produces current gain and voltage gain according to the input impedance and output Impedance. To produce voltage gain along with high input impedances FET's are used in these circuit.

13.2 Objectives

13.2.1 Educational

- Design common source amplifier using NMOSFETs.
- Understand the operation of MOSFET amplifiers.

13.2.2 Experimental

- Plot the output characteristics common source amplifier using NMOSFETs.
- Plot the transfer characteristics common source amplifier using NMOSFETs.

13.3 Prelab Preparation

Read Appendix B and Appendix C of this manual, paying particular attention to the methods of using computer. Prior to coming to lab class, complete Part 0 of the Procedure.

13.4 Equipment

 \bullet Personal computer \bullet Cadence software

13.5 Back ground

N-channel eMOSFET I-V Characteristics

With a fixed VDS drain-source voltage connected across the eMOSFET we can plot the values of drain current, ID with varying values of VGS to obtain a graph of the mosfets forward DC characteristics. These characteristics give the transconductance, gm of the transistor. This transconductance relates the output current to the input voltage representing the gain of the transistor. The slope of the transconductance curve at any point along it is therefore given as:



Figure 13.1: NMOSFET I-V characteristics

gm = ID/VGS for a constant value of VDS. So for example, assume a MOS transistor passes a drain current of 2mA when VGS = 3v and a drain current of 14mA when VGS = 7v. The ratio between drain current-Id and gate to source voltage(vgs) is called the transistors static or DC transconductance which is short for "transfer conductance" and is given the unit of Siemens (S), as its amps per volt. Voltage gain of a mosfet amplifier is directly proportional to the transconductance and to the value of the drain resistor.

13.6 Procedure

13.6.1 Schematic entry



Figure 13.2: Common source amplifier cell view

- Use the techniques learned in the inverter to complete the schematic of Common Source Amplifier.
- This is a table of components for building the Common Source Amplifier schematic.

Library name	Cell Name	properties/comments
gpdk180	Pmos	Modelname=pmos1;W=50u;L=1u;body type:integrated
gpdk180	Nmos	Modelname=nmos1;W=10u;L=1u;body type:integrated

• Type the following in the ADD pin form in the exact order leaving space between the pin names. **Symbol Creation** Objective: To create a symbol for the Common Source

Pin Names	Direction
vin vbias	Input
vout	Output
vdd vss	Input

Amplifier

- Use the techniques learned in the inverter to complete the symbol of cs-amplifier. Building the Common Source Amplifier Test Design Objective: To build cs-amplifier-test circuit using your cs-amplifier
- Using the component list and Properties/Comments in the table, build the cs-amplifier-test schematic as shown below.

			-[@	@in:	sta	nc	eNa	me]	
		, vďd						· ·	
	[@	¢p'a≀	rtiN	cim	ė]				
								· ·	

Figure 13.3: Common source amplifier symbol in cadence

Library name	Cellview name	Properties/Comments
myDesignLib	csamplifier	Symbol
analogLib	vsin	Define pulse specification as
		AC Magnitude $= 1$; DC Volt-
		age = 0;Offset Voltage = 0;
		Amplitude = 5m; Frequency =
		1K
analogLib	vdd,vss,gnd	vdd=2.5; $vss=-2.5$ $vbias=-$
		2.5



Figure 13.4: Common source amplifier symbol in cadence

Use the techniques learned in the inverter to complete the simulation of cs-amplifier, ADE window and waveform should look like below.

(v	Virtu	oso® Anal	og Design	Environ	nent (4) -	Solution	s cs_a	mpli	ifier_te	st schematic		- • ×
S <u>e</u> ssior	ı Set <u>u</u> p	<u>A</u> nalyses	<u>V</u> ariables	<u>O</u> utputs	<u>S</u> imulation	n <u>R</u> esults	<u>T</u> ool	s <u>H</u>	elp		cād	lence
I Status: Ready T=27 C Simulator: spectre												
Design V	ariables			Analyses								-h.®
Nam	e -	Value		_ Туре	- Enable		ŀ	Argur	nents			
				1 dc		t -5 5 Au	tomatic	: Sta	rt-Stop	/V3		• AC
				2 ac		150 100	VI 20 L	ogari	ithmic F	Points Per Deca	≀d 🗏	O DC
				3 tran		0 5m mo	derate				$\overline{}$	 Trans
				\triangleleft							\geq	우志
	Outputs									1 V		
				_ Nan	ne/Signal/E	Expr = [V	alue F	Plot	Save	Save Option:	s 🔤 🛆	-®→
				1 Vo			1	✓		allv		
11				2 Vi			ĺ	 		allv		×
												~ ~
11			\Box	1								
									-			
Plot After Simulation: Auto Plotting mode: Replace												
> Results inme/darsnan/simulation/cs_amplifier_test/spectre/schematic												
36 Plot	Outputs											4/14

Figure 13.5: Common source amplifier symbol in cadence

13.7 Output



Figure 13.6: Common source amplifier symbol in cadence

13.8 Further Probing Experiments

1. Design common source amplifier using PMOSFETs enhancement type

2. Design common source amplifier using PMOSFETs depletion type

LAB-13 COMMON DRAIN AMPLIFIER

14.1 Introduction

In the Common Drain Amplifier configuration, the drain terminal is at AC ground. The input is applied between the gate and drain terminals, while the output is measured between the source and drain terminal. Since the drain terminal is common between the input and output side, it is known as Common Drain Amplifier

14.2 Objectives

14.2.1 Educational

 \bullet Design common drain amplifier using NMOSFETs \bullet Understand the operation of MOSFET amplifiers.

14.2.2 Experimental

• Plot the output characteristics common drain amplifier using NMOSFETs • Plot the transfer characteristics common drain amplifier using NMOSFETs

14.3 Prelab Preparation

Read Appendix B and Appendix C of this manual, paying particular attention to the methods of using computer. Prior to coming to lab class, complete Part 0 of the Procedure. Equipment

14.4 Equipment

 \bullet Personal computer \bullet Cadence software

14.5 Background

Figure below shows the source follower circuit in which drain terminal of the device is common. In this circuit the drain terminal is directly connected to VDD. In CS amplifier analysis we have seen that in order to achieve the high voltage gain the load impedance should be as high as possible. Therefore for low impedance load the buffer must be placed after the amplifier to drive the load with negligible loss of the signal level. The source follower thus worked as a buffer stage. The source follower is also called as the common drain amplifier. In this circuit, the signal at the gate is sensed and drives the load at the source which allows the source potential to follow the gate voltage. The small signal equivalent circuit of the source follower is shown in Figure below.



Figure 14.1: small signal equivalent circuit of the source follower

14.6 Procedure

14.6.1 Schematic Entry

Objective: To create a new cell view and build Common Drain Amplifier • Use the techniques learned in the Lab1 and Lab2 to complete the schematic of Common Drain Amplifier.



Figure 14.2: source follower schematic

 $\bullet \mathrm{Type}$ the following in the ADD pin form in the exact order leaving space between the pin names.

14.6.2 Symbol Creation

Objective:To create a symbol for the Common Drain Amplifier •Use the techniques learned in the Lab1 and Lab2 to complete the symbol of cd-amplifier.

			[@ir	nsta	inceNc	ime]
	[@	part	Nan	ne]		

Figure 14.3: source follower symbol

14.6.3 Building the Common Drain Amplifier Test Design

Objective: To build cd-amplifier-test circuit using your cd-amplifier • Using the component list and Properties/Comments in the table, build the cd-amplifier-test schematic as shown below.

Library name	Cellview name	Properties/Comments
		_ ,
myDesignLib	cd-mplifier	Symbol
	-	
analogLib	vsin	Define pulse specification as AC Mag-
		nitude= 1; DC Voltage= 0; Offset Volt-
		age= 0; Amplitude= 5m; Frequency=
		1K
analogLib	vdd,vss,gnd	vdd=2.5; vss= -2.5



Figure 14.4: source follower test symbol

14.6.4 Analog simulation with spectre

• Use the techniques learned in the Lab1 and Lab2 to complete the simulation of cd-amplifier, ADE window and waveform.



Figure 14.5: output

14.7 Further Probing Experiments

1. Design common drain amplifier using PMOSFETs enhancement type

2. Design common drain amplifier using PMOSFETs depletion type

Appendix A - Safety

Electricity, when improperly used, is very dangerous to people and to equipment. This is especially true in an industrial environment where large amounts of power is used, and where high voltages are present [1]; in environments where people are especially susceptible to electric shock such as maintenance of a high voltage system (while in operation) or in hospitals where electrical equipment is used to test or control physiological functions [2, 3]; and in an experimental or teaching laboratory where inexperienced personnel may use electrical equipment in experimental or nonstandard configuration.

Engineers play a vital role in eliminating or alleviating the danger in all three types of environments mentioned above. For conditions where standard equipment is used in standard configurations, govern- mental agencies and insurance underwriters impose strict laws and regulations on the operation and use of electrical equipment including switchgear, power lines, safety devices, etc. As a result, corporations and other organizations in turn impose strict rules and methods of operation on their employees and contractors. Engineers who are involved in using electrical equipment, in supervising others who use it, and in designing such systems, have a great responsibility to learn safety rules and practices, to observe them, and to see that a safe environment is maintained for those they supervise. In any working environment there is always pressure to "get the job done" and take short cuts. The engineer, as one who is capable of recognizing hazardous conditions, is in a responsible position both as an engineer and as a supervisor or manager and must maintain conditions to protect personnel and avoid damage to equipment.

Because of their non-standard activities, experimental laboratories are exempt from many of these rules and regulations. This puts more responsibility on the engineer in this environment to know and enforce the safest working procedures.

The knowledge and habit-forming experience to work safely around electrical equipment and the ability to design safe electrical equipment begins with the first student laboratory experience and con- tinues through life. This includes learning the types of electrical injuries and damage, how they can be prevented, the physiology of electrical injuries, and steps to take when accidents.

Physiology of Electrical Injuries

There are three main types of electrical injuries: electrical shock, electrical burns, and falls caused by electrical shock. A fourth type, 'sunburned' eyes from looking at electric arcs, such as arc-welding, is very painful and may cause loss of work time but is usually of a temporary nature. Other injuries may be indirectly caused by electrical accidents, e.g., burns from exploding oil-immersed switch gear or transformers.

Although electric shock is normally associated with high-voltage AC contact, under some circumstances death can occur from voltages from substantially less than the nominal 120 Volts AC found in residential systems. Electric shock is caused by an electric current passing through a part of the human body. The human body normally has a high resistance to electric currents so that a high voltage is usually required to cause lethal currents. This resistance is almost all in the skin, but when the skin is wet its resistance is much lower. When a person is hot and sweaty or is standing in water, contact with 120 Volts or less is likely to cause a fatal shock.

Electric shock is not a single phenomenon but is a disturbance of the nerves that is caused by electric current. A current through a part of the body such as the arm or leg will cause pain and muscle contraction. If a victim receives an electric shock from grasping a live conductor, a current of greater than 15 to 30 mA through the arm will cause muscle contractions so severe that the victim cannot let go. Similar currents through leg muscles may cause sudden contractions causing the victim to jump or fall, resulting in possible injuries or death. It is also possible for a prolonged period of contact of more than a minute or so to cause chest muscles to be contracted, preventing breathing and resulting in suffocation or brain damage from lack of oxygen.

The predominant cause of death by electric shock is generally attributed to ventricular fibrillation, which is an uncontrolled twitching or beating of the heart that produces no pumping action and therefore no blood circulation. Unless corrective action is taken, death follows quickly from lack of oxygen to the brain. While the amount of current that will cause fibrillation depends on several variables, 0.5 to 5A through the body will normally cause the very small current through the heart that causes fibrillation in most people. Larger currents than this through the heart causes contraction or clamping of the heart muscle and resulting death unless corrective action is taken. Prolonged contact of more than a minute or so may cause chest muscles to contract, preventing breathing and resulting in suffocation or brain damage from lack of oxygen.

Death by electric shock is most often attributed to ventricular fibrillation, which is an uncontrolled twitching or beating of the heart that produces no pumping action and therefore no blood circulation. Unless corrective action is taken, death follows quickly from lack of oxygen to the brain. While the amount of current that will cause fibrillation depends on several variables, 0.5 to 5 amperes through the body will normally cause the very small current (approximately 1 mA) through the heart that is sufficient to cause fibrillation in most people. Larger currents than this through the heart cause contraction or clamping of the heart muscle, resulting in death unless corrective action is taken.

Electric burns may be caused by electric currents flowing in or near parts of the body. Such burns are similar to burns from ordinary heat sources, except that those caused by high-frequency currents are generally deeper and take longer to heal the other burns. Electrocution will often leave severe burns at the points where the current entered and left the body.

Source of Electric Shock

Since electric shock is caused by an electric current through a part of the body, it is prevented by not allowing the body to become part of any electric circuit. From this viewpoint, electric circuits may be classified as either grounded or ungrounded.

Electric circuits may be classified as either grounded or ungrounded. Grounded circuits are safer

for most conditions, since they result in known voltages at other points in the circuit and provide easier and better protection against faulty conditions in the circuit. The disadvantage is that a person standing on a non-insulated floor can receive a shock by touching only one conductor.

Almost all electric power generation, transmission, and distribution systems are grounded to protect people and equipment against fall conditions caused by windstorms, lightning, etc. Residential, commercial, and industrial systems such as lighting and heating are always grounded for greater safety. Communication, computer, and similar systems are grounded for safety reasons and to prevent or reduce noise, crosstalk, static, etc. Many electronic equipment or instruments are grounded for safety and noise prevention, also. Common examples are DC power supplies, oscilloscopes, oscillators, and analog and digital multimeters.

Ungrounded circuits are used in systems where isolation from other systems is necessary, where low voltages and low power are used, and in other instances where obtaining a ground connection is difficult or impractical. In the ungrounded circuit, contact with two points in the circuit that are at different potentials is required to produce an electrical shock. The hazard is that with no known ground, a hidden fault can occur, causing some unknown point to be grounded, in which case, touching a supposedly safe conductor while standing on the ground could result in an electric shock.

Protecting People and Equipment in the Laboratory

Prevention of electric shock to individuals and damage to equipment in the laboratory can be done by strict adherence to several common-sense rules summarized below: **Protecting People**

- 1. When hooking up a circuit, connect to the power source last, while power is off.
- 2. Before making changes in a circuit, turn off or disconnect the power first, if possible.
- 3. Never work alone where the potential of electric shock exists.
- 4. When changing an energized connection, use only one hand. Never touch two points in the circuit that are at different potentials.
- 5. Know that the circuit and connections are correct before applying power to the circuit.
- 6. Avoid touching capacitors that may have a residual charge. The stored energy can cause a severe shock even after a long period of time.
- 7. Insulate yourself from ground by standing on an insulating mat where available.

The above rules and the additional rules given below also serve to protect instruments and other circuits from damage.

Protecting Equipment

- 1. Set the scales of measurement instrument to the highest range before applying power.
- 2. Before making changes in a circuit, turn off or disconnect the power first, if possible.
- 3. When using an oscilloscope, do not leave a bright spot or trace on the screen for long periods of time. Doing so can burn the image into the screen.
- 4. Be sure instrument grounds are connected properly. Avoid ground loops and accidental grounding of "hot" leads.
- 5. Check polarity markings and connections of instruments carefully before connecting power.

- 6. Never connect an ammeter across a voltage source, but only in series with a load.
- 7. Do not exceed the voltage or current ratings of circuit elements or instruments. This particularly applies to wattmeters, since the current or voltage rating may be exceeded with the needle still reading on the scale.
- 8. Be sure any fuses and circuit breakers are of suitable value.

When connecting electrical elements to make up a network in the laboratory, it easy to lose track of various points in the network and accidentally connect a wire to the wrong place. One procedure to help avoid this problem is to connect first the main series loop of the circuit, then go back and add the elements in parallel.

Types of Equipment Damage Excessive currents and voltages can damage instruments and other circuit elements. A large over- current for a short time or a smaller over-current for a longer time will cause overheating, resulting in insulation scorching and equipment failure.

Blown fuses are the most common equipment failure mode in this laboratory. The principal causes for these failures include:

- incorrectly wired circuits;
- accidental shorts;
- switching resistance settings while power is applied to the circuit;
- changing the circuit while power is applied;
- using the wrong scale on ammeter;
- connecting an ammeter across a voltage source;
- using a low-power resistor box (limit 1/2 amp) when high power is required;
- turning on an auto-transformer at too high a setting.

All of these causes are the result of carelessness by the experimenter.

Some type of insulating material, such as paper, cloth, plastic, or ceramic, separates conductors that are at different potentials in electrical devices. The voltage difference that this material can withstand is determined by design (type, thickness, moisture content, temperature, etc.). Exceeding the voltage rating of a device by an appreciable amount can cause arcing or corona, resulting insulation breakdown, and failure.

Some electrical devices can also be damaged mechanically by excessive currents. An example is the D'Arsonval meter, the indicator in most analog metering instruments. A large pulse of over current will provide mechanical torque that can cause the needle to wrap around the pin at the top of the scale, thereby causing permanent damage even though the current may not have been on long enough to cause failure due to overheating.

After Accident Action

Since accidents do happen despite all efforts to prevent them, plans for appropriate reaction to an accident can save time and lives. Such a plan should include immediate availability of first aid material suitable for minor injuries or for injuries that are likely because of the nature of the work. Knowledge of how to obtain trained assistance such as Emergency Medical Services (EMS) should be readily available for everyone.

Treating victims for electrical shock includes four basic steps that should be taken immediately. Step two requires qualification in CPR and step three requires knowledge of mouth-tomouth resuscitation. Everyone who works around voltages that can cause dangerous electrical shock should take advantage of the many opportunities available to become qualified in CPR and artificial respiration.

Immediate Steps After Electric Shock

- 1. Shut off all power and remove victim from the electric circuit. If the power cannot be shut off immediately, use an insulator of some sort, such as a wooden pole, to remove victim from the circuit. Attempts to pull the victim from the circuit with your hands will almost always result in your joining the victim in the electric shock.
- 2. If you are qualified in CPR, check for ventricular fibrillation or cardiac arrest. If either is detected, external cardiac massage should be started at once. Whether you are qualified in CPR or not, notify EMS and the ECE Department at once, using the telephone numbers listed below.
- 3. Check for respiratory failure and take appropriate action. This may have resulted from physical paralysis of respiratory muscles or from a head injury. Sometimes many hours pass before normal respiration returns. Artificial respiration should be continued until trained EMS assistance arrives.
- 4. Check for and treat other injuries such as fractures from a fall or burns from current entry and exit sites. Investigations are always after accidents. As an engineer you will be involved as a part of the investigating team or in providing information to an investigator. Information obtained and notes written immediately after the emergency will aid this investigation and assist in preventing future accidents of a similar nature.

Investigations are always made after accidents. As an engineer, you will be involved as a part of the investigating team or in providing information to an investigator. Information obtained and notes written immediately after the emergency will aid the investigation and assist in preventing future accidents of a similar nature.

Emergency Numbers

Fire / EMS: 911 or (864) 656-2222 Student Health Center: (864) 656-2233 ECE Department Office: (864) 656-5650

Appendix B - CADENCE

The Cadence tool kit consist of several programs for different applications such as schematic drawing, layout, verification, and simulation. These applications can be used on various computer platforms. The open architecture also allows for integration of tools from other vendors or of own design. The integration of all this tools is done by a program called Design Framework II (DFW). The DFW-application is the cornerstone in the Cadence environment. It provides a common user interface and a common data base to the tools used. This makes it possible to switch between different applications without having to convert the data base.

Cadence User Interface In Cadence the user interface is graphic and based on windows, forms, and menus. The main windows of DFW are: Command Interpreter Window (CIW) is controlling the environment. Other tools can be started from here and it also serves a log window for many applications. Library Manager gives a view of the design libraries and the different constructions that exists therein. Design Window (DW) shows the current design. It is possible to have several DW opened at the same time with different, or the same, tools. Text Window (TW) show text. It can be a log or report that was asked for, or an editor. The menus in Cadence are mostly pull-downs, i.e. the menu will appear when the title are clicked with the left button on the mouse. There are also pop-up menus that appear in the background of the design window on a middle button press. The forms are used for entering some specific information that is needed by the function called, the size of a transistor for instance.

Appendix C - LAMDA BASED DESIGN RULES

Design Rules and Layout :

The design rules are formed to translate the circuit design concepts , (usually in stick diagram or symbolic form) into actual geometry in silicon. The design rules are the effective interface between the circuit/system designer and the fabrication engineer. The design rules also help to provide a reliable compromise between the circuit/system designer and the fabrication engineer. In general the circuit designers expect smaller layouts for improved performance and decreased silicon area. On the other hand, the process engineer like those design rules that result in a controllable and reproducible process. In fact there is a need of compromise for a competitive circuit to be produced at a reasonable cost.

One of the important factors associated with design rules is the achievable definition of the process line. For example, it is found that if a 10: 1 wafer stepper is used instead of a 1: 1 projection mask aligner; the level-to-level registration will be closer. Design rules can be affected by the maturity of the process line. For example, if the process is mature, then one can be assured of the process line capability, allowing tighter designs with fewer constraints on the designer.

The simple and well known design rules that are widely used in the design of multiproject chips are 'lambda -based' design rules developed by Mead and Conway .

Lambda-based Design Rules :

In this Lambda – base design rules all paths in all layers will be dimensioned in lambda units and subsequently lambda can be allocated an appropriate value compatible with the feature size of the fabrication process. These design rules are such that, if correctly obeyed, the mask layouts will produce working circuits for a range of values allocated to lambda. For example, lambda can be allocated a value of 1.0µm so that minimum feature size on chip will be 2 µm (2lambda). Design rules, also, specify line widths, separations, and extensions in terms of .