

## DIGITAL SYSTEM DESIGN LABORATORY

| <b>IV Semester: ECE</b>  |  |                              |   |   |                          |               |     |       |
|--|--|------------------------------|---|---|--------------------------|---------------|-----|-------|
| Course Code  | Category                                 | Hours / Week                 |   |   | Credits                  | Maximum Marks |     |       |
| AEC103   | Core                                     | L                            | T | P | C                        | CIA           | SEE | Total |
|  |  | -                            | 2 | 3 | 2                        | 30            | 70  | 100   |
| <b>Contact Classes: Nil</b>  | <b>Tutorial Classes: 24</b>              | <b>Practical Classes: 45</b> |   |   | <b>Total Classes: 69</b> |               |     |       |
| <p style="color: blue;"><b>OBJECTIVES:</b></p> <p><b>The course should enable the students to:</b></p> <ol style="list-style-type: none"> <li>I. Design of combinational circuits using Verilog Hardware Description Language.</li> <li>II. Implementation of Sequential circuits using Verilog Hardware Description Language.</li> <li>III. Demonstration of different case studies for Verilog HDL implementation.</li> </ol> <p style="color: blue;"><b>COURSE LEARNING OUTCOMES (CLOs):</b></p> <p><b>The students should enable to:</b></p> <ol style="list-style-type: none"> <li>1. Knowledge and use of hardware description language (VHDL) for system modeling and simulation.</li> <li>2. Describe and explain the operation of fundamental digital gates.</li> <li>3. Minimize the Boolean expression using Boolean algebra and design it using logic gates.</li> <li>4. Analyze the operation of medium complexity standard combinational circuits like the encoder, decoder.</li> <li>5. Analyze the operation of medium complexity standard combinational circuits like the multiplexer, demultiplexers.</li> <li>6. Analyze the operation of medium complexity standard combinational circuits like the code converters.</li> <li>7. Design complex digital systems at several level of abstractions; behavioral and structural, synthesis and rapid system prototyping.</li> <li>8. Design complex digital system such as ALU.</li> <li>9. Analyze the operation of a flip-flop and examine relevant timing diagrams.</li> <li>10. Analyze the operation of counters and shift registers.</li> <li>11. Develop and simulate register-level models of hierarchical digital systems.</li> <li>12. Design and model complex digital system.</li> <li>13. Consolidation of the design methodologies for combinational and sequential digital systems.</li> <li>14. Implementation of digital systems on reconfigurable programmable logic devices (FPGA).</li> <li>15. Analyze and synthesize digital modules and circuits for a wide application range.</li> </ol> |  |                              |   |   |                          |               |     |       |
| <b>LIST OF EXPERIMENTS</b>   |  |                              |   |   |                          |               |     |       |
| <b>WEEK - 1</b>  | <b>REALIZATION OF A BOOLEAN FUNCTION</b> |                              |   |   |                          |               |     |       |
| Design and simulate the HDL code to realize three and three variable Boolean functions   |  |                              |   |   |                          |               |     |       |
| <b>WEEK-2</b>  | <b>DESIGN OF DECODER AND ENCODER</b>     |                              |   |   |                          |               |     |       |
| Design and simulate the HDL code for the following combinational circuits  |  |                              |   |   |                          |               |     |       |
| <ol style="list-style-type: none"> <li>a. 3 to 8 Decoder</li> <li>b. 8 to 3 Encoder (With priority and without priority)</li> </ol>  |  |                              |   |   |                          |               |     |       |

|  |   |
|--|---|
| <b>WEEK-3</b>  | <b>DESIGN OF MULTIPLEXER AND DEMULTIPLEXER</b>        |
| Design and simulate the HDL code for the following combinational circuits<br>a. Multiplexer<br>b. De-multiplexer   |   |
| <b>WEEK -4</b>   | <b>DESIGN OF CODE CONVERTERS</b>                      |
| Design and simulate the HDL code for the following combinational circuits<br>a. 4 - Bit binary to gray code converter<br>b. 4 - Bit gray to binary code converter<br>c. Comparator |   |
| <b>WEEK -5</b>   | <b>FULL ADDER AND FULL SUBTRACTOR DESIGN MODELING</b> |
| Write a HDL code to describe the functions of a full Adder and full subtractor using three modeling styles   |   |
| <b>WEEK -6</b>   | <b>DESIGN OF 8-BIT ALU</b>                            |
| Design a model to implement 8-bit ALU functionality  |   |
| <b>WEEK -7</b>   | <b>HDL MODEL FOR FLIP FLOPS</b>                       |
| Write HDL codes for the flip-flops - SR, D, JK, T  |   |
| <b>WEEK -8</b>   | <b>DESIGN OF COUNTERS</b>                             |
| Write a HDL code for the following counters<br>a. Binary counter<br>b. BCD counter (Synchronous reset and asynchronous reset)  |   |
| <b>WEEK-9</b>  | <b>HDL CODE FOR UNIVERSAL SHIFT REGISTER</b>          |
| Design and simulate the HDL code for universal shift register  |   |
| <b>WEEK-10</b>   | <b>HDL CODE FOR CARRY LOOK AHEAD ADDER</b>            |
| Design and simulate the HDL code for carry look ahead adder  |   |
| <b>WEEK-11</b>   | <b>HDL CODE TO DETECT A SEQUENCE</b>                  |
| Write a HDL code to detect the sequence 1010101 and simulate the code  |   |
| <b>WEEK-12</b>   | <b>CHESS CLOCK CONTROLLER FSM USING HDL</b>           |
| Design a chess clock controller FSM using HDL and simulate the code  |   |
| <b>WEEK-13</b>   | <b>TRAFFIC LIGHT CONTROLLER USING HDL</b>             |
| Design a traffic light controller using HDL and simulate the code  |   |

|   |                                       |
|---|---------------------------------------|
| <b>WEEK-14</b>  | <b>ELEVATOR DESIGN USING HDL CODE</b> |
| Write HDL code to simulate Elevator operations and simulate the code  |                                       |
| <b>Text Books:</b>  |                                       |
| <ol style="list-style-type: none"> <li>1. Stephen Brown, Zvonko Vranesic, Fundamentals of Digital Logic Design with VHDL, TMH, 2<sup>nd</sup> Edition, 2009.</li> <li>2. Samir Palnitkar, Verilog HDL: A Guide to Digital Design and Synthesis, Sun Microsystems Press, 2<sup>nd</sup> Edition, 2003.</li> </ol>                            |                                       |
| <b>Reference Books:</b>   |                                       |
| <ol style="list-style-type: none"> <li>1. T.R. Padmanabhan, B. Bala Tripura Sundari, Design Through Verilog HDL, New Jersey, Wiley-IEEE Press, 2009.</li> <li>2. Zainalabedin Navabi, Verilog Digital System Design, TMH, 2<sup>nd</sup> Edition, 2008.</li> </ol>  |                                       |
| <b>Web References:</b>  |                                       |
| <ol style="list-style-type: none"> <li>1. <a href="https://inst.eecs.berkeley.edu/~cs150/fa06/Labs/verilog-ieee.pdf">https://inst.eecs.berkeley.edu/~cs150/fa06/Labs/verilog-ieee.pdf</a></li> <li>2. <a href="http://www.asic-world.com/">http://www.asic-world.com/</a> <a href="http://www.sxecw.edu.in">www.sxecw.edu.in</a></li> </ol> |                                       |
| <b>SOFTWARE AND HARDWARE REQUIREMENTS FOR A BATCH OF 24 STUDENTS:</b>   |                                       |
| <b>HARDWARE:</b> Desktop Computer Systems 24 nos  |                                       |
| <b>SOFTWARE:</b> Xilinx Vivado 2018.1   |                                       |