

INSTITUTE OF AERONAUTICAL ENGINEERING

(Autonomous)

Dundigal, Hyderabad -500 043

DEPARTMENT OF COMPUTER SCIENCE AND ENGINEERING

ATTAINMENT OF COURSE OUTCOMES (COS) - ACTION PLAN

Name of the Faculty	Ms.M.Lavanya	Department	CSE
Regulations	R16	Batch	2016 -2020
Course Name	Digital Logic Design	Course Code:	AEC020
Semester	III	Target Value	70% (2.1 on 3 Scale)

Attainment of COs:

Course Outcomes		Direct Attainment	Indirect Attainment	Overall Attainment	Observation
COL	Understand the different forms of number representations and binary codes in digital logic circuits.	2.3	2.6	2.4	Target attained
CO2	Make use of Boolean postulates, theorems and k-map for obtaining minimized Boolean expressions.	1.6	2.6	1.8	Target not attained
СОЗ	Implement the combinational logic circuits using the logic gates.	1.6	2.7	1.8	Target not attained
CO4	Utilize the functionality and	23	2.6	2.4	Target attained
CO5	applications.	2	2.7	2.1	Target attained
CO6	Extend the knowledge of memories	0.0	2.7	1.3	Target not attained

Action taken report:

CO2: Exercise on K-Map and minimization of Boolean expressions to be given during tutorial sessions.

CO3: Need to discuss elaboratively how to use logic gates in designing combinational circuits.

CO6: Expert lecture from industry to be organized on programmable logic devices.

ngineering THE STANDARD TO THE AT ENGINEERING

Product Hydrocad - 500 043