

## INSTITUTE OF AERONAUTICAL ENGINEERING

(Autonomous) Dundigal, Hyderabad - 500 043

## **ELECTRONICS AND COMMUNICATION ENGINEERING**

## ATTAINMENT OF COURSE OUTCOME- ACTION TAKEN REPORT

Name of the Faculty:	Mr.K Chaithanya	Department:	ECE	
Regulation:	IARE-R16	Branch:	2017-2021	
Course Name:	Digital Signal Processors and Architecture	Course Code:	AEC507	
Semester:	VIII	Target Value:	60% (1.8)	

## Attainment of Cos:

Course Outcome		Direct Attainment	Indirect Attainment	Overall Attainment	Observations	
CO1	Describe the floating point and fixed-point arithmetic number representation systems for processing signal in digital signal processor.	1.6	2.5	1.8	Attainment target reached	
CO2	Illustrate the concepts of programmable digital signal processors with control instructions, interrupts and pipeline operations.	3	2.5	2.9	Attainment target reached	
CO3	Demonstrate the instruction sets and addressing modes of TMS320C54XX processor by implementing assembly language programs.	3	2.5	2.9	Attainment target reached	
CO4	Make use of memory and input/output peripherals to interface the programmable DSP devices for increasing time response of a system.	2.3	2.5	2.3	Attainment target reached	
CO5	Analyze the IIR and FIR filters on programmable digital signal processors using Q15 Format	0.9	2.5	1.2	Attainment target is not yet reached	
CO6	Compute decimation-in time - FFT and decimation-in-frequency - FFT for reducing computational complexity of DFT.	0.9	2.5	1.2	Attainment target is not yet reached	

Action Taken Report: (To be filled by the concerned faculty / course coordinator)

CO5: Giving assignments and conducting tutorials on programmable digital signal processors using Q15 Format

CO6: Conducting Guest lectures on Fast Fourier Transform for real time applications.

K. Chaitheeyc

Mentor

Hor

Head of the Department
Electronics and Communication Engineering
INSTITUTE OF AERONAUTICAL ENGINEERING
Dundigal, Hyderabad - 500 043