## Digital IC Applications using VHDL (AEC516)

Prepared By
Dr. Vijay Vallabhuni
Dr. K Nehru
Mr. D Khalandar Basha

## UNIT - I CMOS LOGIC, BIPOLAR LOGIC AND INTERFACING

- There are many, many ways to design an electronic logic circuit.
- The first electrically controlled logic circuits, developed at Bell Laboratories in 1930s, were based on relays.
- In the mid-1940s, the first electronic digital computer, the Eniac, used logic circuits based on vacuum tubes. The Eniac had about 18,000 tubes and a similar number of logic gates, not a lot by today's standards of microprocessor chips with tens of millions of transistors.
- The inventions of the semiconductor diode and the bipolar junction transistor allowed the development of smaller, faster, and more capable computers in the late 1950s.
- In the 1960s, the invention of the integrated circuit (IC) allowed multiple diodes, transistors, and other components to be fabricated on a single chip, and computers got still better.
- A logic family: is a collection of different integrated-circuit chips that have similar input, output, and internal circuit characteristics, but that perform different logic functions. Chips from the same family can be interconnected to perform any desired logic function.
- Digital logic hides the pitfalls of the analog world by mapping the infinite set of real values for a physical quantity into two subsets corresponding to just two possible numbers or logic values- 0 and 1 .
- A logic value, 0 or 1 , is often called a binary digit, or bit. If an application requires more than two discrete values, additional bits may be used, with a set of $n$ bits representing $2 n$ different values. With most phenomena, there is an undefined region between the 0 and 1 states (e.g., voltage $=1.8 \mathrm{~V}$, dim light, capacitor slightly charged, etc.). This undefined region is needed so that the 0 and 1 states can be unambiguously defined and reliably detected. Noise can more easily corrupt results if the boundaries separating the 0 and 1 states are too close.
- The functional behavior of a CMOS logic circuit is fairly easy to understand, even if your knowledge of analog electronics is not particularly deep.
- The basic (and typically only) building blocks in CMOS logic circuits are MOS transistors, described shortly. Before introducing MOS transistors and CMOS logic circuits, we must talk about logic levels.


## CMOS Logic Levels



(c)



(b)

| $A$ | $B$ | $Q 1$ | $Q 2$ | $Q 3$ | $Q 4$ | $Z$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $L$ | $L$ | off | on | off | on | $H$ |
| $L$ | $H$ | off | on | on | off | $H$ |
| $H$ | $L$ | on | off | off | on | $H$ |
| $H$ | $H$ | on | off | on | off | $L$ |

(c)


(b)

| $A$ | $B$ | $Q 1$ | $Q 2$ | $Q 3$ | $Q 4$ | $Z$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $L$ | $L$ | off | on | off | on | H |
| L | H | off | on | on | off | L |
| H | L | on | off | off | on | L |
| H | H | on | off | on | off | L |

(c)



|  |  |  |  |  |  |  |  |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| A | B | C | D | $Q 1$ | $Q 2$ | $Q 3$ | $Q 4$ | $Q 5$ | $Q 6$ | $Q 7$ | $Q 8$ | Z |
| L | L | L | L | off | on | off | on | off | on | off | on | H |
| L | L | L | H | off | on | off | on | off | on | on | off | H |
| L | L | H | L | off | on | off | on | on | off | off | on | H |
| L | L | H | H | off | on | off | on | on | off | on | off | L |
| L | H | L | L | off | on | on | off | off | on | off | on | H |
| L | H | L | H | off | on | on | off | off | on | on | off | H |
| L | H | H | L | off | on | on | off | on | off | off | on | H |
| L | H | H | H | off | on | on | off | on | off | on | off | L |
| H | L | L | L | on | off | off | on | off | on | off | on | H |
| H | L | L | H | on | off | off | on | off | on | on | off | H |
| H | L | H | L | on | off | off | on | on | off | off | on | H |
| H | L | H | H | on | off | off | on | on | off | on | off | L |
| H | H | L | L | on | off | on | off | off | on | off | on | L |
| H | H | L | H | on | off | on | off | off | on | on | off | L |
| H | H | H | L | on | off | on | off | on | off | off | on | L |
| H | H | H | H | on | off | on | off | on | off | on | off | L |




## CMOS AND gate



|  |  |  |  |  |  |  |  |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| A | B | C | D | $Q 1$ | $Q 2$ | $Q 3$ | $Q 4$ | $Q 5$ | $Q 6$ | $Q 7$ | $Q 8$ | Z |
| L | L | L | L | off | on | off | on | off | on | off | on | H |
| L | L | L | H | off | on | off | on | off | on | on | off | H |
| L | L | H | L | off | on | off | on | on | off | off | on | H |
| L | L | H | H | off | on | off | on | on | off | on | off | L |
| L | H | L | L | off | on | on | off | off | on | off | on | H |
| L | H | L | H | off | on | on | off | off | on | on | off | H |
| L | H | H | L | off | on | on | off | on | off | off | on | H |
| L | H | H | H | off | on | on | off | on | off | on | off | L |
| H | L | L | L | on | off | off | on | off | on | off | on | H |
| H | L | L | H | on | off | off | on | off | on | on | off | H |
| H | L | H | L | on | off | off | on | on | off | off | on | H |
| H | L | H | H | on | off | off | on | on | off | on | off | L |
| H | H | L | L | on | off | on | off | off | on | off | on | L |
| H | H | L | H | on | off | on | off | off | on | on | off | L |
| H | H | H | L | on | off | on | off | on | off | off | on | L |
| H | H | H | H | on | off | on | off | on | off | on | off | L |

## CMOS OR gate





|  |  |  |  |  |  |  |  |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| A | B | C | D | $Q 1$ | $Q 2$ | $Q 3$ | $Q 4$ | $Q 5$ | $Q 6$ | $Q 7$ | $Q 8$ | Z |
| L | L | L | L | off | on | off | on | off | on | off | on | H |
| L | L | L | H | off | on | off | on | off | on | on | off | H |
| L | L | H | L | off | on | off | on | on | off | off | on | H |
| L | L | H | H | off | on | off | on | on | off | on | off | L |
| L | H | L | L | off | on | on | off | off | on | off | on | H |
| L | H | L | H | off | on | on | off | off | on | on | off | H |
| L | H | H | L | off | on | on | off | on | off | off | on | H |
| L | H | H | H | off | on | on | off | on | off | on | off | L |
| H | L | L | L | on | off | off | on | off | on | off | on | H |
| H | L | L | H | on | off | off | on | off | on | on | off | H |
| H | L | H | L | on | off | off | on | on | off | off | on | H |
| H | L | H | H | on | off | off | on | on | off | on | off | L |
| H | H | L | L | on | off | on | off | off | on | off | on | L |
| H | H | L | H | on | off | on | off | off | on | on | off | L |
| H | H | H | L | on | off | on | off | on | off | off | on | L |
| H | H | H | H | on | off | on | off | on | off | on | off | L |

偖



- Logic voltage levels
- DC noise margins
- Fanout: - It affects the speed at which the output changes from one state to another.
- Speed: - It depends on both the internal structure of the device and the characteristics of the other devices that it drives.
- Power consumption: - The power consumed by a CMOS device depends on how often its output changes between LOW and HIGH.
- Noise :- Noise can be generated by a number of sources:
- Electrostatic discharge: - CMOS devices can be destroyed just by touching it.
- Open-drain outputs: - In the HIGH state, such outputs are effectively a "no-connection," which is useful in some applications.
- Three-state outputs: - Some CMOS devices have an extra "output enable" control input that can be used to disable both the pchannel pull-up transistors and the n -channel pull-down transistors.
- Logic Levels and Noise Margins:- The power-supply voltage VCC and ground are often called the power supply rails.
- Circuit Behavior with Resistive Loads: - CMOS gate inputs have very high impedance and consume very little current from the circuits that drive them.
- Circuit Behavior with Non-ideal Inputs:- If the input voltage is not close to the power-supply rail, then the "on" transistor may not be fully "on" and its resistance may increase and the "off" transistor may not be fully "off' and its resistance.
- Fanout:- It affects the speed at which the output changes from one state to another
- Effects of Loading:- Loading an output beyond its rated fanout has several effects:
- Unused Inputs:- Connects to power rails.
- Current Spikes and Decoupling Capacitors:When a CMOS output switches between LOW and HIGH, current flows from VCC to ground through the partially-on p - and n -channel transistors. These currents, often called current spikes
- Speed depends on two characteristics, transition time and propagation delay
- Transition Time:- The amount of time that the output of a logic circuit takes to change from one state to another is called the transition time.
- Propagation Delay:- The propagation delay tp of a signal path is the amount of time that it takes for a change in the input signal to produce a change in the output signal.
- Speed depends on two characteristics, transition time and propagation delay
- Transition Time:- The amount of time that the output of a logic circuit takes to change from one state to another is called the transition time.
- Propagation Delay:- The propagation delay tp of a signal path is the amount of time that it takes for a change in the input signal to produce a change in the output signal.
- Logic voltage levels
- DC noise margins
- Fanout: - It affects the speed at which the output changes from one state to another.
- Speed: - It depends on both the internal structure of the device and the characteristics of the other devices that it drives.
- Power consumption: - The power consumed by a CMOS device depends on how often its output changes between LOW and HIGH.
- Noise :- Noise can be generated by a number of sources:
- Electrostatic discharge: - CMOS devices can be destroyed just by touching it.
- Open-drain outputs: - In the HIGH state, such outputs are effectively a "no-connection," which is useful in some applications.
- Three-state outputs: - Some CMOS devices have an extra "output enable" control input that can be used to disable both the pchannel pull-up transistors and the n -channel pull-down transistors.
- Logic Levels and Noise Margins:- The power-supply voltage VCC and ground are often called the power supply rails.
- Circuit Behavior with Resistive Loads: - CMOS gate inputs have very high impedance and consume very little current from the circuits that drive them.
- Circuit Behavior with Non-ideal Inputs:- If the input voltage is not close to the power-supply rail, then the "on" transistor may not be fully "on" and its resistance may increase and the "off" transistor may not be fully "off' and its resistance.
- Fanout:- It affects the speed at which the output changes from one state to another
- Effects of Loading:- Loading an output beyond its rated fanout has several effects:
- Unused Inputs:- Connects to power rails.
- Current Spikes and Decoupling Capacitors:When a CMOS output switches between LOW and HIGH, current flows from VCC to ground through the partially-on p - and n -channel transistors. These currents, often called current spikes
- Speed depends on two characteristics, transition time and propagation delay
- Transition Time:- The amount of time that the output of a logic circuit takes to change from one state to another is called the transition time.
- Propagation Delay:- The propagation delay tp of a signal path is the amount of time that it takes for a change in the input signal to produce a change in the output signal.


When 5 V supply is given to TTL and CMOS ICs, logic levels of TTL and CMOS are different.

One TTL IC can drive any number of CMOS ICs.
However, TTL output in 'high state' yields 2.4 Volt which is lower than the minimum voltage required by CMOS IC (which is 3.5 V )

## Emitter Coupled Logic




INSTITUTE OF AERONAUTICAL ENGINEERING

| x | Y | $\mathrm{F}_{\mathrm{X}}$ | $V_{\mathrm{Y}} \quad 0$ | 02 | 03 | $F_{\mathbb{E}} F_{\text {cout }}$ | $F_{\text {cort }}$ | OU | UT2 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| L | L | 3.6 | 3 S 6FF | OFF | on | 3450 | 42 | H | L |
| L | H | 3.6 | 4.4 OFF | on | OFF | 3.842 | 50 | - | H |
| H | L | 4.4 | 35 on | OFF | OFF | 3.842 | 50 | - | H |
| H | H | 4.4 | 4.4 on | on | OFF | 3.842 | 50 | L | H |


| X | Y | OUT1 OUT2 |  |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 1 | 0 |
| 0 | 1 | 0 | 1 |
| 1 | 0 | 0 | 1 |
| 1 | 1 | 0 | 1 |

## UNIT - II

## THE VHDL HDL AND ITS ELEMENTS

- There are several steps in a VHDL-based design process, often called the design flow


Steps in a VHDL or other HDL-based design flow.


## VHDL program file structure



- entity entity-name is
- port (signal-names : mode signal-type;
- signal-names : mode signal-type;
- $\quad$ signal-names : mode signal-type);
- end entity-name;
- The architecture body looks as follows, - architecture architecture_name of NAME_OF_ENTITY is - -- Declarations
-- components declarations
-- signal declarations
-- constant declarations
-- function declarations
-- procedure declarations
-- type declarations begin
-- Statements
end architecture_name;
- VHDL predefined types
bit
character
bit_vector integer
Boolean
real
severity_level string
time
- Definition of VHDL std_logic type
- type STD_ULOGIC is ( 'U', -- Uninitialized
- 'X', -- Forcing Unknown
- ' 0 ', -- Forcing 0
- '1', -- Forcing 1
- 'Z', -- High Impedance
- 'W', -- Weak Unknown
- 'L', -- Weak 0
- 'H', -- Weak 1
- '-' -- Don't care
- );
- subtype STD_LOGIC is resolved STD_ULOGIC;
- type type-name is array (start to end) of element-type;
- type type-name is array (start downto end) of elementtype;
- type type-name is array (range-type) of element-type;
- type type-name is array (range-type range start to end) of element-type;
- type type-name is array (range-type range start downto end) of element-type;
- constant BUS_SIZE: integer := 32; -- width of component
- constant MSB: integer := BUS_SIZE-1; -- bit number of MSB
- constant Z: character := 'Z'; -- synonym for Hi-Z value
- In VHDL, each concurrent statement executes simultaneously with the other concurrent statements in the Same architecture body.
- The most basic of VHDL's concurrent statements is the component statement.
Syntax of a VHDL component statement
- label: component-name port map(signal1, signal2, ..., signaln);
- label: component-name port map(port1=>signal1, port2=>signal2, ..., portn=>signaln);
- component component-name
- port (signal-names : mode signal-type;
- signal-names : mode signal-type;
- ...
- $\quad$ signal-names : mode signal-type);
- end component;
- library IEEE; use IEEE.std_logic_1164.all;
- entity prime is
- port ( N : in STD_LOGIC_VECTOR (3 downto 0);
- F: out STD_LOGIC );
- end prime;
- architecture prime1_arch of prime is
- signal N3_L, N2_L, N1_L: STD_LOGIC;
- signal N3L_NO, N3L_N2L_N1, N2L_N1_N0, N2_N1L_NO: STD_LOGIC;
- component INV port (I: in STD_LOGIC; O: out STD_LOGIC); end component;
- component AND2 port (IO,I1: in STD_LOGIC; O: out STD_LOGIC); end component;
- component AND3 port (IO,I1,I2: in STD_LOGIC; O: out STD_LOGIC); end component;
- component OR4 port (IO,I1,I2,I3: in STD_LOGIC; O: out STD_LOGIC); end component;
- begin
- U1: INV port map (N(3), N3_L); U2: INV port map (N(2), N2_L);
- U3: INV port map (N(1), N1_L); U4: AND2 port map (N3_L, N(0), N3L_N0);
- U5: AND3 port map (N3_L, N2_L, N(1), N3L_N2L_N1);
- U6: AND3 port map (N2_L, N(1), N(0), N2L_N1_N0);
- U7: AND3 port map (N(2), N1_L, N(0), N2_N1L_NO);
- U8: OR4 port map (N3L_N0, N3L_N2L_N1, N2L_N1_N0, N2_N1L_N0, F);
- end primeN_afch;ITUTE OF AERONAUTICAL ENGINEERINC
- library IEEE;
- use IEEE.std_logic_1164.all;
- entity V $74 \times 138$ is
- port (G1, G2A_L, G2B_L: in STD_LOGIC; -- enable inputs A: in STD_LOGIC_VECTOR (2 downto 0);
-- select inputs Y_L: out STD_LOGIC_VECTOR (0 to 7) ); -- decoded outputs
- end V74x 138;
- 
- architecture V74x138_a of V74x138 is signal Y_L_i: STD_LOGIC_VECTOR (0 to 7);
- begin
- with A select Y_L_i <= " 01111111 " when " 000 ",
- "10111111" when "001",
- "11011111" when "010",
- "11101111" when "011",
- "11110111" when " 100 ",
- "11111011" when "101",
- "11111101" when "110",
- "11111110" when "111",
- "11111111" when others;
- Y_L <= Y_L_i when (G1 and not G2A_L and not G2B_L) ='1' else "11111111"; end V74x138_a
- library IEEE;
- use IEEE.std_logic_1164.all;
- 

decoder.
entity V3to8dec is

- port (G1, G2, G3: in STD_LOGIC;
- A: in STD_LOGIC_VECTOR (2 downto 0); Y: out STD_LOGIC_VECTOR (0 to 7) );
- end V3to8dec;
architecture V3to8dec_a of V3to8dec is signal Y_s: STD_LOGIC_VECTOR (0 to 7);
- begin
- with A select Y_s <= "10000000" when "000",
- "01000000" when "001",
- "00100000" when "010",
- "00010000" when "011",
- "00001000" when "100",
- "00000100" when "101",
- "00000010" when "110",
- "00000001" when "111",
- "00000000" when others;
- $Y<=Y \_s$ when (G1 and G2 and G3)='1' else "00000000";
- end V3to8dec_a;
- library IEEE;
- use IEEE.std_logic_1164.all;
- 

decoder.
entity V3to8dec is

- port (G1, G2, G3: in STD_LOGIC;
- A: in STD_LOGIC_VECTOR (2 downto 0); Y: out STD_LOGIC_VECTOR (0 to 7) );
- end V3to8dec;
architecture V3to8dec_a of V3to8dec is signal Y_s: STD_LOGIC_VECTOR (0 to 7);
- begin
- with A select Y_s <= "10000000" when "000",
- "01000000" when "001",
- "00100000" when "010",
- "00010000" when "011",
- "00001000" when "100",
- "00000100" when "101",
- "00000010" when "110",
- "00000001" when "111",
- "00000000" when others;
- $Y<=Y \_s$ when (G1 and G2 and G3)='1' else "00000000";
- end V3to8dec_a;
- library IEEE;
- use IEEE.std_logic_1164.all;
- entity $\mathrm{V} 74 \times 138$ is
- port (G1, G2A_L, G2B_L: in STD_LOGIC; -- enable inputs A: in STD_LOGIC_VECTOR (2 downto 0);
-- select inputs Y_L: out STD_LOGIC_VECTOR (0 to 7) ); -- decoded outputs
- end V74x 138;
- 
- architecture V74x138_a of V74x138 is signal Y_L_i: STD_LOGIC_VECTOR (0 to 7);
- begin
- with A select Y_L_i <= " 01111111 " when " 000 ",
- "10111111" when "001",
- "11011111" when "010",
- "11101111" when "011",
- "11110111" when " 100 ",
- "11111011" when "101",
- "11111101" when "110",
- "11111110" when "111",
- "11111111" when others;
- Y_L <= Y_L_i when (G1 and not G2A_L and not G2B_L) ='1' else "11111111"; end V74x138_a
- library IEEE;
- use IEEE.std_logic_1164.all;
- 

decoder.
entity V3to8dec is

- port (G1, G2, G3: in STD_LOGIC;
- A: in STD_LOGIC_VECTOR (2 downto 0); Y: out STD_LOGIC_VECTOR (0 to 7) );
- end V3to8dec;
architecture V3to8dec_a of V3to8dec is signal Y_s: STD_LOGIC_VECTOR (0 to 7);
- begin
- with A select Y_s <= "10000000" when "000",
- "01000000" when "001",
- "00100000" when "010",
- "00010000" when "011",
- "00001000" when "100",
- "00000100" when "101",
- "00000010" when "110",
- "00000001" when "111",
- "00000000" when others;
- $Y<=Y \_s$ when (G1 and G2 and G3)='1' else "00000000";
- end V3to8dec_a;
- Rise and fall times only partially describe the dynamic behavior of a logic element; we need additional parameters to relate output timing to input timing.

A signal path is the electrical path from a particular input signal to a particular output signal of a logic element. The propagation delay $t \mathrm{p}$ of a signal path is the amount of time that it takes for a change in the input signal to produce a change in the output signal.

A complex logic element with multiple inputs and outputs may specify a different value of $t$ p for each different signal path. Also, different values may be specified for a particular signal path, depending on the direction of the output

- change. Ignoring rise and fall times,
- Loproblem we usu- DESIGN
ally start out with an informal (word or thought) description of the circuit. Often the most challenging and creative part of design is to formalize the circuit description, the circuit's input and output signals and specifying its functional behavior by means of truth tables and equations.
- Once we've created the formal circuit description, we can usually follow a "turn-the-crank" synthesis procedure to obtain a logic diagram for a circuit with the required functional behavior.
- The material in the first four sections of this chapter is the basis for "turn-the-crank" procedures, the crank is turned by hand or by a computer. The last two sections describe actual design languages, ABEL and VHDL. When we create a design using one of these languages, a computer program can perform the synthesis steps.
- Logic circuit design is a superset of synthesis, since in a real design


## UNIT - III

## COMBINATIONALLOGIC DESIGN USING VHDL

- A decoder is a multiple-input, multiple-output logic circuit that converts coded inputs into coded outputs.
- The general structure of a Decoder circuit is shown in figure.

- The most common decoder circuit is an n-to-2n decoder or binary decoder

Two independent and identical 2-to-4 decoders are contained in a single MSI part, the $74 \times 139$. The gate-level circuit diagram for this IC is shown in Figure

(a)


(b)

(c)

- The Truth Table for one-half of a $74 \times 139$ dual 2-to-4 Decoder.

Inputs

| G_L | B | A |  | Y3_L | Y2_L | Y1_L | Y0_L |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | x | x |  | 1 | 1 | 1 | 1 |
| 0 | 0 | 0 |  | 1 | 1 | 1 | 0 |
| 0 | 0 | 1 |  | 1 | 1 | 0 | 1 |
| 0 | 1 | 0 |  | 1 | 0 | 1 | 1 |
| 0 | 1 | 1 |  | 0 | 1 | 1 | 1 |

- The outputs and the enable input of the $74 \times 139$ are active-low.
- Most MSI decoders were originally designed with active-low outputs, since TTL inverting gates are generally faster than non-inverting ones.

```
library IEEE;
use IEEE.std_logic_1164.all;
```

entity dec $74 \times 139$ is
port ( EN_L: in
end dec74×139;

A: in STD_LOGIC_VECTOR (1 downto 0); Y_L: out STD_LOGIC_VECTOR (3 downto 0) );

STD_LOGIC;

Architecture arch_dec $74 \times 139$ of dec $74 \times 139$ is signal Y_s: STD_LOGIC_VECTOR (3 downto 0);
begin

## process(EN_L, A, Y_s)

begin
case $A$ is when "00" $\quad=Y_{Y}$ s <= "1110"; when "01" $\quad$ " Y_s <= "1101"; when "10" $\quad$ " Y_s <= "1011"; when "11" $\quad$ " Y_s <= "0111"; when others => Y_s <= "1111";
end case;
if EN_L='0' then $Y$ _L <= Y_s;
else Y_L<= "1111";
end if;
end process;
end behavior;

The $74 \times 138$ is a commercially available MSI 3-to-8 decoder. $74 \times 138$ has active-low outputs, and it has three enable inputs (G1, /G2A, /G2B), all of which must be asserted for the selected output to be asserted.


INSTITUTE OF AERONAUTICAL ENGINEERING

## 74x138 3-to-8 Decoder Truth Table

Truth Table for a $74 \times 138$ 3-to-8 Decoder

| Inputs |  |  |  |  |  | Outputs |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| G1 | G2A_L | G2B_L | C | B | A | Y7_L | Y6_L | Y5_L | Y4_L | Y3_L | Y2_L | Y1_L | Y0_L |
| 0 | x | x | x | x | x | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| x | 1 | x | x | x | X | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| x | x | 1 | x | x | x | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| 1 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 |
| 1 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 1 |
| 1 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 1 |
| 1 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 1 | 1 |
| 1 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 1 |
| 1 | 0 | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 1 |
| 1 | 0 | 0 | 1 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 |
| 1 | 0 | 0 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |

library IEEE;
use IEEE.std_logic_1164.all;
entity Dec74x138 is
port ( G1, G2A_L, G2B_L: in STD_LOGIC;
A:
Y_L:
in STD_LOGIC_VECTOR (2 downto 0); out STD_LOGIC_VECTOR (0 to 7) );
end Dec74x138;
architecture behavior of V3to8dec is
signal Y_s: STD_LOGIC_VECTOR (0 to 7);
begin
case A is

$$
\begin{aligned}
& \text { when "000" } \\
& \text { => Y_s <= "01111111"; } \\
& \text { when "001" } \quad=>\text { Y_s <= "10111111"; } \\
& \text { when "010" } \quad=>\text { Y_s <= "11011111"; } \\
& \text { when "011" }=>\text { Y_s <= "11101111"; } \\
& \text { when "100" => Y_s <= "11110111"; } \\
& \text { when "101" } \quad=>\text { Y_s <= "11111011"; } \\
& \text { when "110" } \quad>\quad \text { Y_s <= "11111101"; } \\
& \text { when "111" } \quad>\quad \text { Y_s <= "11111110"; } \\
& \text { when others } \quad=>\text { Y_s <= "11111111"; }
\end{aligned}
$$

if (G1 and not G2A_L and not G2B_L)='1' then $\quad \mathrm{Y}$ <= Y_s; else
Y_L <= "11111111";
end if;
end process;
end behavior;

## ENCODERS

Encoder to build is a $2 n$-to-n or binary encoder. Its input code is the 1 out-of- $2 n$ code and its output code is $n$-bit binary.


## The 74x148 Priority Encoder

- The $74 \times 148$ is a commercially available, MSI 8-input priority encoder.

|  |  | Inputs |  |  |  |  |  |  |  |  | Outputs |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | /E1 | 10 | /11 | /12 | 13 | $/ 14$ | 15 | /16 | 117 | /A2 | /A1 | IAO | /GS | /EO |
|  |  | 1 | x | x | x | x | x | x | x | x | 1 | 1 | 1 | 1 | 1 |
|  |  | 0 | x | x | x | x | x | x | x | 0 | 0 | 0 | 0 | 0 | 1 |
| $74 \times 148$ |  | 0 | x | x | x | x | x | x | 0 | 1 | 0 | 0 | 1 | 0 | 1 |
| O. EI |  | 0 | x | x | x | x | x | 0 | 1 | 1 | 0 | 1 | 0 | 0 | 1 |
| ${ }_{3} \mathrm{O}$, 17 |  | 0 | x | x | x | x | 0 | 1 | 1 | 1 | 0 | 1 | 1 | 0 | 1 |
| -16 A2 | $\bigcirc$ | 0 | x | x | x | 0 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 1 |
| O. $14 \quad A 0$ | 0 | 0 | x | x | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 0 | 1 |
| $\frac{13}{12}$ O 13 |  | 0 | x | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 1 |
| 11.12 GS | -15 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 1 |
| ${ }^{10} \mathrm{O}-10$ |  | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 |

$>$ It has an enable input, El_L, that must be asserted for any of its outputs to be asserted.
$>74 \times 148$ has a GS_L output that is asserted when the device is enabled and one or more of the request inputs is asserted, called as "Group Select".
$>$ The EO_L signal is an enable output designed to be connected to the El_L input of another '148 that handles lower-priority requests. EO_L is asserted if El_L is asserted but no request input is asserted; thus, a lower-priority'148 may be enabled.
library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.std_logic_arith.all;
entity enc_ $74 \times 148$ is
port ( EI_L: in STD_LOGIC;
I_L: in STD_LOGIC_VECTOR (7 downto 0);
A_L:
EO_L, GS_L: out STD_LOGIC);
end enc_74x148;
Architecture arch_enc_ $74 \times 148$ of enc_ $74 \times 148$ is
signal EI: STD_LOGIC;
signal I: STD_LOGIC_VECTOR (7 downto 0);
signal EO, GS: STD_LOGIC;
signal A: STD_LOGIC_VECTOR (2 downto 0);
begin

## VHDL Code for 74x148 Priority Encoder

process (EI_L, I_L, EI, EO, GS, I, A)
variable j: INTEGER range 7 downto 0;
begin
EI <= not EI_L; I <= not I_L; EO <= '1'; GS <= '0'; A <= "000";
if (EI)='0' then EO <= '0';
else for j in 7 downto 0 loop
elsif $\mathrm{I}(\mathrm{j})=$ '1' then

$$
\begin{aligned}
& \text { GS <= '1'; EO <= '0'; } \\
& \text { A <= CONV_STD_LOGIC_VECTOR(j,3); }
\end{aligned}
$$

end if;
end loop;
end if;
EO_L<= not EO; GS_L<= not GS; A_L<= not A;
end process;
end arch_enc_74x148;

- The electrical design of CMOS and TTL devices whose outputs may be in one of three states-0, 1 , or $\mathrm{Hi}-\mathrm{Z}$.
- The most basic three-state device is a three-state buffer, often called a three-state driver.
- The logic symbols for four physically different three-state buffers.

(a)

(b)

(c)

(d)
- (a) noninverting, active-high enable (b) noninverting, active-low enable (c) inverting, active-high enable (d) inverting, active-low enable
- $74 \times 125$ and $74 \times 126$, each of which contains four independent noninverting three-state buffers in a 14-pin package.
- The three-state enable inputs in the $74 \times 125$ are active low, and in the $74 \times 126$ they are active high.

- $74 \times 541$ octal non-inverting three-state buffer.

- The $74 \times 540$ is identical to the $74 \times 541$ except that it contains inverting buffers.

Library ieee;
Use ieee.std_logic_1164.all;
Entity IC74541 is
Port( A: in std_logic_vector(7 downto 0); G1_L,G2_L: in std_logic; Y: out std_logic_vector(7 downto 0));
End IC74541;
Architecture behav of IC74541 is
Begin
Process(a,G1_L, G2_L)
Begin
If(G1_L=‘0' and G2_L=‘0' ) then $Y<=A ;$ else $Y<=$ "ZZZZZZZZZ";
End if;
End process;
End behav;

Library ieee;
Use ieee.std_logic_1164.all;
Entity mux $74 \times 151$ is
Port( EN_L: in std_logic;
S: in std_logic_vector(2 downto 0);
D: in std_logic_vector(7 downto 0);
Y, Y_L: out std_logic);
End mux74x151;

Architecture dataflow of mux74x151 is
Signal Y1: std_logic;
Begin

- A multiplexer is a digital switch-it connects data from one of $n$ sources to its output.


The $74 \times 151$ selects among eight 1-bit inputs. The enable input EN_L is active low; both active-high $(\mathrm{Y})$ and active-low ( $\mathrm{Y} \_\mathrm{L}$ ) versions of the output are provided.

| Inputs |  |  |  | Outputs |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| EN_L | c | B | A | Y | Y_L |
| 1 | $\times$ | x | $x$ | 0 | 1 |
| 0 | 0 | 0 | 0 | Do | D0 ${ }^{\prime}$ |
| 0 | 0 | 0 | 1 | D1 | D1 ${ }^{1}$ |
| 0 | 0 | 1 | 0 | D2 | D2 ${ }^{\prime}$ |
| 0 | 0 | 1 | 1 | D3 | D3' |
| 0 | 1 | 0 | 0 | D4 | D4' |
| 0 | 1 | 0 | 1 | D5 | D5' |
| 0 | 1 | 1 | 0 | D6 | D6' |
| 0 | 1 | 1 | 1 | D7 | D7 ${ }^{\prime}$ |



Library ieee;
Use ieee.std_logic_1164.all;
Entity mux $74 \times 151$ is
Port( EN_L: in std_logic;
S: in std_logic_vector(2 downto 0);
D: in std_logic_vector(7 downto 0);
Y, Y_L: out std_logic);
End mux74x151;

Architecture dataflow of mux74x151 is
Signal Y1: std_logic;
Begin
with $S$ select $Y 1<=D(7)$ when " 111 ", $D(6)$ when " 110 ", D(5) when "101", $D(4)$ when " 100 ", $D(3)$ when "011", $D(2)$ when "010", D(1) when "001", $D(0)$ when " 000 ", ' 0 ' when others;
$\mathrm{Y}<=\mathrm{Y} 1$ when $E N \_L=$ ' 0 ' else ' 0 ';
Y_L<=not y;
End dataflow;
$74 \times 153$

| Inputs |  |  |  | Outputs |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 1G_L | 2G_L | B | A | $1 Y$ | $2 Y$ |
| 0 | 0 | 0 | 0 | $1 \mathrm{C0}$ | 2C0 |
| 0 | 0 | 0 | 1 | 1 C 1 | 2 C 1 |
| 0 | 0 | 1 | 0 | 1 C 2 | 2 C 2 |
| 0 | 0 | 1 | 1 | 1 C 3 | 2 C 3 |
| 0 | 1 | 0 | 0 | $1 \mathrm{C0}$ | 0 |
| 0 | 1 | 0 | 1 | 1 C 1 | 0 |
| 0 | 1 | 1 | 0 | 1 C 2 | 0 |
| 0 | 1 | 1 | 1 | 1 C 3 | 0 |
| 1 | 0 | 0 | 0 | 0 | 2C0 |
| 1 | 0 | 0 | 1 | 0 | 2 C 1 |
| 1 | 0 | 1 | 0 | 0 | 2 C 2 |
| 1 | 0 | 1 | 1 | 0 | 2 C 3 |
| 1 | 1 | x | x | 0 | 0 |



INSTITUTE OF AERONAUTICAL ENGINEERING

Library ieee;
Use ieee.std_logic_1164.all;
Entity mux74x153 is
Port( G_L,S: in std_logic_vector(1 downto 0); C1, C2: in std_logic_vector(3 downto 0); Y: out std_logic_Vector(1 downto 0));
End mux74x153;
Architecture behavioral of mux $74 \times 153$ is
Signal y1: std_logic_vector(1 downto 0);
Begin
Process(G_L,S,C1,C2)
Begin
If ( $G$ _L=" 00 ") then

If ( $\mathrm{S}={ }^{\prime \prime} 00^{\prime \prime}$ ) then
Elsif ( $\mathrm{S}=$ " 01 " ) then Elsif ( $\mathrm{S}=$ " 10 ") then Elsif ( $\mathrm{S}=$ " 11 ") then End if;

$$
\begin{array}{ll}
\mathrm{Y} 1(1)<=\mathrm{C} 1(0) ; & \mathrm{Y} 1(0)<=\mathrm{C} 2(0) ; \\
\mathrm{Y} 1(1)<=\mathrm{C} 1(1) ; & \mathrm{Y} 1(0)<=\mathrm{C} 2(1) ; \\
\mathrm{Y} 1(1)<=\mathrm{C} 1(2) ; & \mathrm{Y} 1(0)<=\mathrm{C} 2(2) ; \\
\mathrm{Y} 1(1)<=\mathrm{C} 1(3) ; & \mathrm{Y} 1(0)<=\mathrm{C} 2(3) ;
\end{array}
$$

Els if(G_L="01") then
If $\overline{(S=}={ }^{\prime} 00$ ") then
Elsif ( $\mathrm{S}=$ " 01 " ) then Elsif ( $\mathrm{S}=$ " 10 " ) then Elsif ( $\mathrm{S}={ }^{\prime \prime} 11$ " ) then End if;
Els if(G_L="10") then
If $\overline{(S=}={ }^{\prime} 00$ ") then
Elsif ( $\mathrm{S}=$ " 01 " ) then Elsif ( $\mathrm{S}=$ " 10 " ) then Elsif ( $\mathrm{S}=$ " 11 " ) then End if;

Elsif (G_L=" 11 ") then $\quad Y 1=" 00$ ";
end if;
End process;
End behavioral;

$$
\begin{aligned}
& \text { Y1(1)<=C1(0); Y1(0)<= '0'; } \\
& \text { Y1 (1)<=C1(1); Y1 (0)<= ‘ } 0 \text { '; } \\
& \mathrm{Y} 1(1)<=\mathrm{C} 1(2) ; \quad \mathrm{Y}(0)<={ }^{\prime} 0 \text { '; } \\
& \mathrm{Y} 1(1)<=\mathrm{C} 1(3) ; \mathrm{Y}(0)<={ }^{\prime} \mathrm{O}^{\prime} \text {; }
\end{aligned}
$$

$$
\begin{array}{ll}
\mathrm{Y} 1(1)<=\text { ' } 0 \text { '; } ; & \mathrm{Y} 1(0)<=\mathrm{C} 2(0) ; \\
\mathrm{Y} 1(1)<=\text { ' } 0 \text { '; } ; & \mathrm{Y} 1(0)<=\mathrm{C} 2(1) ; \\
\mathrm{Y} 1(1)<==\text { ' } 0 \text { '; } & \mathrm{Y} 1(0)<=\mathrm{C} 2(2) ; \\
\mathrm{Y} 1(1)<=={ }^{\prime} 0^{\prime} ; & \mathrm{Y} 1(0)<=\mathrm{C} 2(3) ;
\end{array}
$$

- A demultiplexer can be used to route the bus data to one of $m$ destinations.
- The function of a demultiplexer is just the inverse of a multiplexer's. For example, a 1-bit, $n$-output demultiplexer has one data input and $s$ inputs to select one of $n 2 s$ data outputs.


The decoder's enable input is connected to the data line, and its select inputs determine which of its output lines is driven with the data bit. The remaining output lines are negated.

| Binary code |  |  |  | BCD code |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{D}$ | $\mathbf{C}$ | $\mathbf{B}$ | $\mathbf{A}$ | $\mathbf{B}_{4}$ | $\mathrm{~B}_{3}$ | $\mathbf{B}_{2}$ | $\mathbf{B}_{4}$ | $\mathrm{~B}_{0}$ |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 1 |
| 0 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 0 |
| 0 | 0 | 1 | 1 | 0 | 0 | 0 | 1 | 1 |
| 0 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 0 |
| 0 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 1 |
| 0 | 1 | 1 | 0 | 0 | 0 | 1 | 1 | 0 |
| 0 | 1 | 1 | 1 | 0 | 0 | 1 | 1 | 1 |
| 1 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 |
| 1 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 1 |
| 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 |
| 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 1 |
| 1 | 1 | 0 | 0 | 1 | 0 | 0 | 1 | 0 |
| 1 | 1 | 0 | 1 | 1 | 0 | 0 | 1 | 1 |
| 1 | 1 | 1 | 0 | 1 | 0 | 1 | 0 | 0 |
| 1 | 1 | 1 | 1 | 1 | 0 | 1 | 0 | 1 |

K-map simplification

$$
-\infty 0+D 0
$$

- 

$$
\text { For } B_{2}
$$

$$
\mathrm{O}
$$



| Decimal | $\mathbf{B}_{\mathbf{3}}$ | $\mathbf{B}_{\mathbf{2}}$ | $\mathbf{B}_{\mathbf{1}}$ | $\mathbf{B}_{\mathbf{0}}$ | $\mathbf{E}_{\mathbf{3}}$ | $\mathbf{E}_{\mathbf{2}}$ | $\mathbf{E}_{\mathbf{1}}$ | $\mathbf{E}_{\mathbf{0}}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathbf{0}$ | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 |
| 1 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 |
| 2 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 1 |
| 3 | 0 | 0 | 1 | 1 | 0 | 1 | 1 | 0 |
| 4 | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 1 |
| $\mathbf{5}$ | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 0 |
| $\mathbf{6}$ | 0 | 1 | 1 | 0 | 1 | 0 | 0 | 1 |
| $\mathbf{7}$ | 0 | 1 | 1 | 1 | 1 | 0 | 1 | 0 |
| $\mathbf{8}$ | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 1 |
| $\mathbf{9}$ | 1 | 0 | 0 | 1 | 1 | 1 | 0 | 0 |

## K-map simplification

$$
\therefore E_{2}=B_{2} B_{1} B_{0}+E_{2}\left(B_{0}+B_{1}\right)
$$



$$
\begin{aligned}
& E_{0}=E_{0}
\end{aligned}
$$

## Logic diagram



Fig. BCD to Excess-3 code converter

Truth Table for XOR and XNOR functions

| $X$ | $Y$ | $X \oplus Y$ <br> $(X O R)$ | $(X \oplus Y Y$ <br> $(X N O R)$ |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 1 |
| 0 | 1 | 1 | 0 |
| 1 | 0 | 1 | 0 |
| 1 | 1 | 0 | 1 |

Pin outs of the 74x86 quadruple 2-input Exclusive OR Gate

$n$ XOR gates may be cascaded to form a circuit with $n+1$ inputs and a single output. This is called an odd-parity circuit, because its output is if an odd number of its inputs are 1.
The circuit in (b) is also an odd parity circuit, but it's faster because its gates are arranged in a tree-like structure

$74 \times 280$
(a)

library IEEE;
use IEEE.std_logic_1164.all;
entity parity $74 \times 280$ is

end parity $74 \times 280$;
architecture structural of parity $74 \times 280$ is
component vxor3
port (A, B, C: in STD_LOGIC; Y: out STD_LOGIC);
end component;
signal Y1, Y2, Y3, Y3N: STD_LOGIC;
begin
U1: vxor3 port map (I(1), I(2), I(3), Y1);
U2: vxor3 port map (I(4), I(5), I(6), Y2);
U3: vxor3 port map (I(7), I(8), I(9), Y3);
Y3N <= not Y3;
U4: vxor3 port map (Y1, Y2, Y3, ODD);
U5: vxor3 port map (Y1, Y2, Y3N, EVEN);
end Structural;

Truth Table for XOR and XNOR functions

| $X$ | $Y$ | $X \oplus Y$ <br> $(X O R)$ | $(X \oplus Y Y$ <br> $(X N O R)$ |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 1 |
| 0 | 1 | 1 | 0 |
| 1 | 0 | 1 | 0 |
| 1 | 1 | 0 | 1 |

Pin outs of the 74x86 quadruple 2-input Exclusive OR Gate

$n$ XOR gates may be cascaded to form a circuit with $n+1$ inputs and a single output. This is called an odd-parity circuit, because its output is if an odd number of its inputs are 1.
The circuit in (b) is also an odd parity circuit, but it's faster because its gates are arranged in a tree-like structure

$74 \times 280$
(a)

library IEEE;
use IEEE.std_logic_1164.all;
entity parity $74 \times 280$ is

end parity $74 \times 280$;
architecture structural of parity $74 \times 280$ is
component vxor3
port (A, B, C: in STD_LOGIC; Y: out STD_LOGIC);
end component;
signal Y1, Y2, Y3, Y3N: STD_LOGIC;
begin
U1: vxor3 port map (I(1), I(2), I(3), Y1);
U2: vxor3 port map (I(4), I(5), I(6), Y2);
U3: vxor3 port map (I(7), I(8), I(9), Y3);
Y3N <= not Y3;
U4: vxor3 port map (Y1, Y2, Y3, ODD);
U5: vxor3 port map (Y1, Y2, Y3N, EVEN);
end Structural;

- The $74 \times 283$ is a 4-bit binary adder that forms its sum and carry outputs with just a few levels of logic, using the carry lookahead technique.
- The older $74 x 83$ is identical except for its pinout, which has nonstandard locations_for power and ground.


## Carry lookahead technique

$c_{1}=p_{0} \cdot\left(g_{0}+c_{0}\right)$
$c_{2}=p_{1} \cdot\left(g_{1}+c_{1}\right)$
$=p_{1} \cdot\left(g_{1}+p_{0} \cdot\left(g_{0}+c_{0}\right)\right)$
$=p_{1} \cdot\left(g_{1}+p_{0}\right) \cdot\left(g_{1}+g_{0}+c_{0}\right)$


- A full subtractor handles one bit of the binary subtraction algorithm, having input bits X (minuend), Y (subtrahend), and BIN (borrow in), and output bits D (difference) and BOUT (borrow out).

$74 \times 181$


| Inputs |  |  |  | Function |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| S3 | S2 | S1 | so | $M=0$ (arithmetic) | $M=1$ (logic) |
| 0 | 0 | 0 | 0 | $\mathrm{F}=\mathrm{A}$ minus 1 plus CIN | $F=A^{\prime}$ |
| 0 | 0 | 0 | 1 | $\mathrm{F}=\mathrm{A} \cdot \mathrm{B}$ minus 1 plus CIN | $F=A^{\prime}+B^{\prime}$ |
| 0 | 0 | 1 | 0 | $\mathrm{F}=\mathrm{A} \cdot \mathrm{B}^{\prime}$ minus 1 plus CIN | $F=A^{\prime}+B$ |
| 0 | 0 | 1 | 1 | $\mathrm{F}=1111$ plus ClN | $\mathrm{F}=1111$ |
| 0 | 1 | 0 | 0 | $F=A$ plus $\left(A+B^{\prime}\right)$ plus ClN | $F=A^{\prime} \cdot B^{\prime}$ |
| 0 | 1 | 0 | 1 | $F=A \cdot B$ plus $(A+B)$ plus $C I N$ | $F=B^{\prime}$ |
| 0 | 1 | 1 | 0 | $F=A$ minus $B$ minus 1 plus $C I N$ | $F=A \oplus B^{\prime}$ |
| 0 | 1 | 1 | 1 | $F=A+B^{\prime}$ plus $C 1 N$ | $F=A+B^{\prime}$ |
| 1 | 0 | 0 | 0 | $F=A$ plus $(A+B)$ plus $C \mathbb{N}$ | $F=A^{\prime} \cdot B$ |
| 1 | 0 | 0 | 1 | $\mathrm{F}=\mathrm{A}$ plus B plus CIN | $F=A \oplus B$ |
| 1 | 0 | 1 | 0 | $F=A \cdot B^{\prime}$ plus $(A+B)$ plus CIN | $\mathrm{F}=\mathrm{B}$ |
| 1 | 0 | 1 | 1 | $F=A+B$ plus ClN | $F=A+B$ |
| 1 | 1 | 0 | 0 | $\mathrm{F}=\mathrm{A}$ plus A plus CIN | $F=0000$ |
| 1 | 1 | 0 | 1 | $\mathrm{F}=\mathrm{A} \cdot \mathrm{B}$ plus A plus CIN | $F=A \cdot B^{\prime}$ |
| 1 | 1 | 1 | 0 | $\mathrm{F}=\mathrm{A} \cdot \mathrm{B}^{\prime}$ plus A plus CIN | $F=A \cdot B$ |
| 1 | 1 | 1 | 1 | $\mathrm{F}=\mathrm{A}$ plus CIN | $\mathrm{F}=\mathrm{A}$ |

- A full subtractor handles one bit of the binary subtraction algorithm, having input bits X (minuend), Y (subtrahend), and BIN (borrow in), and output bits D (difference) and BOUT (borrow out).

$74 \times 181$


| Inputs |  |  |  | Function |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| S3 | S2 | S1 | so | $M=0$ (arithmetic) | $M=1$ (logic) |
| 0 | 0 | 0 | 0 | $\mathrm{F}=\mathrm{A}$ minus 1 plus CIN | $F=A^{\prime}$ |
| 0 | 0 | 0 | 1 | $\mathrm{F}=\mathrm{A} \cdot \mathrm{B}$ minus 1 plus CIN | $F=A^{\prime}+B^{\prime}$ |
| 0 | 0 | 1 | 0 | $\mathrm{F}=\mathrm{A} \cdot \mathrm{B}^{\prime}$ minus 1 plus CIN | $F=A^{\prime}+B$ |
| 0 | 0 | 1 | 1 | $\mathrm{F}=1111$ plus ClN | $\mathrm{F}=1111$ |
| 0 | 1 | 0 | 0 | $F=A$ plus $\left(A+B^{\prime}\right)$ plus ClN | $F=A^{\prime} \cdot B^{\prime}$ |
| 0 | 1 | 0 | 1 | $F=A \cdot B$ plus $(A+B)$ plus $C I N$ | $F=B^{\prime}$ |
| 0 | 1 | 1 | 0 | $F=A$ minus $B$ minus 1 plus $C I N$ | $F=A \oplus B^{\prime}$ |
| 0 | 1 | 1 | 1 | $F=A+B^{\prime}$ plus $C 1 N$ | $F=A+B^{\prime}$ |
| 1 | 0 | 0 | 0 | $F=A$ plus $(A+B)$ plus $C \mathbb{N}$ | $F=A^{\prime} \cdot B$ |
| 1 | 0 | 0 | 1 | $\mathrm{F}=\mathrm{A}$ plus B plus CIN | $F=A \oplus B$ |
| 1 | 0 | 1 | 0 | $F=A \cdot B^{\prime}$ plus $(A+B)$ plus CIN | $\mathrm{F}=\mathrm{B}$ |
| 1 | 0 | 1 | 1 | $F=A+B$ plus ClN | $F=A+B$ |
| 1 | 1 | 0 | 0 | $\mathrm{F}=\mathrm{A}$ plus A plus CIN | $F=0000$ |
| 1 | 1 | 0 | 1 | $\mathrm{F}=\mathrm{A} \cdot \mathrm{B}$ plus A plus CIN | $F=A \cdot B^{\prime}$ |
| 1 | 1 | 1 | 0 | $\mathrm{F}=\mathrm{A} \cdot \mathrm{B}^{\prime}$ plus A plus CIN | $F=A \cdot B$ |
| 1 | 1 | 1 | 1 | $\mathrm{F}=\mathrm{A}$ plus CIN | $\mathrm{F}=\mathrm{A}$ |

$$
\begin{aligned}
& \begin{array}{|l|l|l|l|}
\hline B_{0} A_{3} & B_{0} A_{2} & B_{0} A_{1} & B_{0} A_{0} \\
\hline
\end{array} \\
& \begin{array}{|l|l|l|l|}
\hline B_{1} A_{3} & B_{1} A_{2} & B_{1} A_{1} & B_{1} A_{0} \\
\hline
\end{array} \\
& \begin{array}{|l|l|l|l|}
\hline B_{2} A_{3} & B_{2} A_{2} & B_{2} A_{1} & B_{2} A_{0} \\
\hline
\end{array} \\
& +\begin{array}{|l|l|l|l|}
\hline B_{3} A_{3} & B_{3} A_{2} & B_{3} A_{1} & B_{3} A_{0} \\
\hline
\end{array}
\end{aligned}
$$

| $P_{7}$ | $P_{6}$ | $P_{5}$ | $P_{4}$ | $P_{3}$ | $P_{2}$ | $P_{1}$ | $P_{0}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Fig. Multiplication process of $4 \times 4$ multiplier


- A barrel shifter is a combinational logic circuit with $n$ data inputs, $n$ data outputs, and a set of control inputs that specify how to shift the data between input and output. A barrel shifter


INSTITUTE OF AERONAUTICAL ENGINEERING

- A barrel shifter is a combinational logic circuit with $n$ data inputs, $n$ data outputs, and a set of control inputs that specify how to shift the data between input and output. A barrel shifter


INSTITUTE OF AERONAUTICAL ENGINEERING


## Cascading Comparators



- A priority encoder that identifies not only the highest but also the second-highest priority asserted signal among a set of eight request inputs.



## UNIT - IV

## SEQUENTIAL LOGIC DESIGN

- Latches and flip-flops (FFs) are the basic building blocks of sequential circuits.
- latch: bistable memory device with level sensitive triggering (no clock), watches all of its inputs continuously and changes its outputs at any time, independent of a clocking signal.
- flip-flop: bistable memory device with edgetriggering (with clock), samples its inputs, and changes its output only at times determined by a clocking signal.




- The primary difference between a D flip-flop and D latch is the EN/CLOCK input.
- The flip-flop's CLOCK input is edge sensitive, meaning the flip-flop's output changes on the edge (rising or falling) of the CLOCK input.
- The latch's EN input is level sensitive, meaning the latch's output changes on the level (high or low) of the EN input.
- Latches and flip-flops (FFs) are the basic building blocks of sequential circuits.
- latch: bistable memory device with level sensitive triggering (no clock), watches all of its inputs continuously and changes its outputs at any time, independent of a clocking signal.
- flip-flop: bistable memory device with edgetriggering (with clock), samples its inputs, and changes its output only at times determined by a clocking signal.




- The primary difference between a D flip-flop and D latch is the EN/CLOCK input.
- The flip-flop's CLOCK input is edge sensitive, meaning the flip-flop's output changes on the edge (rising or falling) of the CLOCK input.
- The latch's EN input is level sensitive, meaning the latch's output changes on the level (high or low) of the EN input.
- To eliminate the "ripple" effects, use a common clock for each flip-flop and a combinational circuit to generate the next state.



## ASynchronous Counters


-An $J$ and $K$ ingouts
assumed to be 1.

CLOCK $\square 7 \square+\square$


INSTITUTE OF AERONAUTICAL ENGINEERING

- Clock is applied only to FF A. J and K are high in all FFs to toggle on every clock pulse. Output of FF A is CLK of FF B and so forth.
- FF outputs D, C, B, and A are a 4 bit binary number with $D$ as the MSB.
- After the negative transition of the 15th clock pulse the counter recycles to 0000 .
- This is an asynchronous counter because state is not changed in exact synchronism with the clock.


INSTITUTE OF AERONAUTICAL ENGINEERING







Everything is clocked by the same, common clock.
Typical synchronous-system timing
Outputs have one complete clock period to propagate to inputs. Must take into account flip-flop setup times at next clock period.

Clock skew

- The difference between arrival times of the clock at different memory devices.
Influence of clock skew
- Reduce the setup and hold time margins.
- For proper operation $\operatorname{tffpd}(\min )+$ tcomb $(\min )$ - thold tskew(max) > 0
- tsetup -tclk -tffpd(max) - tcomb(max) - tskew(max) $>0$
- Reducing clock skew proper buffering the clock Better clock distribution.

Gating clock

- It is for Asynchronous inputs
- Problem with asynchronous inputs is Meta-stable


## UNIT - V

## MEMORIES

There are two types of memories that are used in digital systems:
Random-access memory (RAM): perform both the write and read operations.
Read-only memory (ROM): perform only the read operation.


Fig. 7-2 Block Diagram of a Memory Unit

Transferring a new word to be stored into memory:

- Apply the binary address of the desired word to the address lines.
- Apply the data bits that must be stored in memory to the data input lines.
- Activate the write input.

Transferring a stored word out of memory:

- Apply the binary address of the desired word to the address lines.
- Activate the read input.




## Timing Diagram of ROM



There are two types of memories that are used in digital systems:
Random-access memory (RAM): perform both the write and read operations.
Read-only memory (ROM): perform only the read operation.


Fig. 7-2 Block Diagram of a Memory Unit

Transferring a new word to be stored into memory:

- Apply the binary address of the desired word to the address lines.
- Apply the data bits that must be stored in memory to the data input lines.
- Activate the write input.

Transferring a stored word out of memory:

- Apply the binary address of the desired word to the address lines.
- Activate the read input.



INSTITUTE OF AERONAUTICAL ENGINEERING


In DRAM data is stored in a semiconductor capacitor.


- A read sees the bit line pre-charged to high. The word line is then activated.
- If cell stores a 0 then there is a small drop on the voltage on the bit line.
- This is monitored by a sense amp which provides the value stored.
- Value must be written back after the read.

- Charge stored leaks off over time.
- Must restore the values stored a 4096 row
- DRAM it refresh every 64 ms and thus each row every 15.6 usec.
- Larger DRAMs are banks of smaller.


## Write operation

- Setting the word line to 1 .To store a 1 , a HIGH voltage is placed on the bit line, which charges the capacitor through the -on transistor.
- To store a 0, a LOW voltage is placed on the bit line, which discharges the capacitor through the -on transistor.


## Read operation

- The bit line is first precharged to a voltage halfway between HIGH and LOW.
- The word line is set HIGH so that the precharged bit line is pulled slightly higher or slightly lower.
- A sense amplifier detects this small change and recovers a 1 or 0 accordingly. Reading a DRAM cell destroy the original voltage stored on the capacitor, the DRAM cell must be written back the original data after reading.

In a synchronous DRAM, the control signals are synchronized with the system bus clock and therefore with the microprocessor. It allows pipelined read/write operations


- Tied to the system clock Burst mode
- System timing : 5-1-1-1
- Internal interleaving New memory
. standard for modern PCs Speed
- Access time: 10ns, 12ns,...
- MHz rating: $100 \mathrm{MHz}, 133 \mathrm{MHz}$

Latency

- SDRAMs are still DRAMs
- 5-1-1-1 (10ns means the second, third and fourth access times) 2-clock and 4-
clock Circuitry
- 2-clock: 2 different DRAM chips on the module

|  | Bitorg. | Cell size <br> $\left(\mathrm{mm}^{2}\right)$ | Chip size $\left(\mathrm{mm}^{2}\right)$ | $\begin{aligned} & \text { Cell } \\ & \text { 童会 } \\ & (\%) \end{aligned}$ | Real Access cycle | Write cycle | Erase <br> time | $\begin{aligned} & \text { Write } \\ & \text { 추수 } \end{aligned}$ | Power consumption (Act//Stdby) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 64M DRAM | $\begin{aligned} & 8 \mathrm{M} \times 8 \mathrm{Bb} \\ & 8 \mathrm{kref} \end{aligned}$ | 1.7 | 211 | 0.52 | $\begin{aligned} & 38 / 100 \\ & (\mathrm{~ns}) \end{aligned}$ | $\begin{aligned} & 100 \\ & (\mathrm{~ns}) \end{aligned}$ | - |  | $\begin{aligned} & 85 \\ & (\mathrm{~mA}) \end{aligned}$ |
| 16 M SRAM | 2Mx86 | 8.4 | 226 | 0.59 | $\begin{aligned} & 14 / 33 \\ & (n 5) \end{aligned}$ | $\begin{aligned} & \hline 14 \\ & (\mathrm{~ns}) \end{aligned}$ | - |  | $\begin{aligned} & \hline 70 \\ & (\mathrm{~mA}) \end{aligned}$ |
| $\begin{aligned} & \text { 64MM } \\ & \text { Flash } \end{aligned}$ | 4M9x16b | 1.7 | 257 | 0.42 | $\begin{aligned} & 50 / 100 \\ & (\mathrm{~ns}) \end{aligned}$ | $\begin{aligned} & 6.4 \\ & (\mu .5) \end{aligned}$ | 0.85 | $\begin{aligned} & 10^{4} \sim \\ & 10^{2} \end{aligned}$ | $\begin{aligned} & 30 / 0.1 \\ & (\mathrm{~mA}) \end{aligned}$ |
| * 0.4 mm design rule |  |  |  |  |  |  |  |  |  |

INSTITUTE OF AERONAUTICAL ENGINEERING

