ED COLORING

INSTITUTE OF AERONAUTICAL ENGINEERING

(Autonomous) Dundigal, Hyderabad - 500 043

ELECTRONICS AND COMMUNICATION ENGINEERING

DEFINITIONS AND TERMINOLOGY QUESTION BANK

Course Name	:	DIGITAL SIGNAL PROCESSSORS AND ARCHITECTURE
Course Code	:	AEC507
Program	:	B.Tech
Semester	:	VIII
Branch	:	Electronics and Communication Engineering
Section	:	A,B,C,D
Academic Year	:	1519 - 1515
Course Faculty	:	Mrs. C.Devisupraja, Assistant Professor, ECE

OBJECTIVES:

Ι	Impart the knowledge of basic DSP concepts and number systems to be used, different types of A/D, D/A conversion errors.
II	Learn the architectural differences between DSP and General purpose processor.
III	Learn about interfacing of serial & parallel communication devices to the processor.
IV	Implement the DSP & FFT algorithms.

DEFINITIONS AND TERMINOLOGY QUESTION BANK

S.No	QUESTION	ANSWER	BLOOMS TAXONOMY	CO	CLO	CLO Code
			LEVEL			
		UNIT -I	[
		INTRODUCTION TO DIGITA	L SIGNAL PR	OCESSI	NG	
1	What is a	A signal is a source of information,	Remember	CO 1	CLO 1	AEC507.01
	SIGNAL?	generally a physical quantity, which				
		varies with respect to time, space,				
		temperature like any independent variable"				
2	What is a System?	System is a device or combination of	Remember	CO 1	CLO 2	AEC507.02
	5	devices, which can operate on signals				
		and produces corresponding response.				
		Input to a system is called as excitation				
		and output from it is called as response.				
3	Define Analog	Analog signals are continuous wave	Remember	CO 1	CLO 1	AEC507.01
	Signal?	signals that change with time period				
4	Define Digital	A digital signal is a signal that is being	Remember	CO 1	CLO 2	AEC507.02
	Signal?	used to represent data as a sequence of				
		discrete values; at any given time it can				
		only take on one of a finite number of				
~		values.	D 1	CO 1		450505.01
5	What is Nyquist	According to the Nyquist Theorem, the	Remember	COT	CLO I	AEC507.01
	sampling rate?	sampling rate must be at least $2t_{max}$, or				
		twice the highest analog frequency				
		component.				

S.No	QUESTION	ANSWER	BLOOMS	CO	CLO	CLO Code
	-		TAXONOMY			
				00.1	CL O O	AE 0507.00
6	What is DSP?	Digital signal processing (DSP) refers	Remember	COT	CLO 2	AEC507.02
		to performing operations on discrete				
		and digital signals. i.e Processing of				
		discrete signals by means of digital.		~~ (~ ~ ~ ^	
1	What is meant	FFT is most efficient algorithm to	Remember	COI	CLO 3	AEC507.03
	by fault -2 :	points N can be expressed as power of				
		2 then this algorithm known as radix -				
		2 FFT algorithms.				
8	Define Zero	It simply refers to adding zeros to end	Understand	CO 1	CLO 1	AEC507.01
	Padding	of a time-domain signal to increase its				
9	Define	Convolution is a mathematical way of	Understand	CO 1	CLO 2	AEC507.02
-	Convolution	combining two signals to form a third	0 nuero unu	001	0202	112000,102
		signal.				
10	Define Linear	A mathematical approach to determine	Understand	CO 1	CLO 3	AEC507.03
	convolution	the response of an LTI system with input and impulse response. If $y(n)$ is a				
		sequence of L number of samples and				
		h(n) with M number of samples, after				
		convolution $y(n)$ will have $N=L+M-1$				
1.1		samples.	D 1	CO 1	CL O O	AE 0507.00
11	Convolution	Circular convolution is same as linear	Remember	01	CLO 2	AEC507.02
	convolution	signals				
12	What is meant	Aliasing refers to the effect produced	Remember	CO 1	CLO 1	AEC507.01
	by Aliasing	when a signal is imperfectly				
		reconstructed from the original signal.				
		sampled at a high enough frequency to				
		create an accurate representation.				
13	What Is Meant	Fixed-point numbers are useful for	Remember	CO 1	CLO 4	AEC507.04
	By Fixed Point	representing fractional values, usually				
	Number?	in base 2 or base 10, when the				
		point unit				
14	What is a power	A power signal is one whose average	Understand	CO 1	CLO 1	AEC507.01
	signal?	power P= finite value and whose total				
15	How will you	energy E=∞.	Domomhor	CO 1	CLO 2	AEC507.02
15	classify the	non periodic even and odd energy	Keinembei	01	CLO 2	AEC307.02
	discrete time	and power signals.				
	signals?					
16	Define time	If a system's operation is independent	Remember	CO 1	CLO 1	AEC507.01
	invariant system	of time then its time invariant, i.e				
		system's response for delayed input.				
17	What is linear	If a system satisfies homogeneity	Remember	CO 1	CLO 2	AEC507.02
	system	principle and superposition principle				
10	XX71 4 ' NT	then it is Linear.	TT 1 4 1	CO 1	CLO 2	AE0507.02
18	What is Non	If a system does not satisfies	Understand	COT	CLO 3	AEC507.03
	inical system	superposition principle then it is Non				
		Linear system.				
19	Define Floating	A floating-point number is one where	Understand	CO 1	CLO 3	AEC507.03
	Point number	the position of the decimal point can				
		nosition within a number				
20	Define O-	Q is a fixed point number format where	Understand	CO 1	CLO 1	AEC507.01
	Notation	the number of fractional bits are				
		specified.				

S.No	QUESTION	ANSWER	BLOOMS TAXONOMY LEVEL	CO	CLO	CLO Code
21	Define Auto Correlation	Autocorrelation can also be referred to as lagged correlation or serial correlation, as it measures the relationship between a variable's current value and its past values.	Understand	CO 1	CLO 2	AEC507.02
22	What is meant by radix -2?	FFT is most efficient algorithm to compute DFT. if number of output points N can be expressed as power of 2.	Understand	CO 1	CLO 2	AEC507.02
23	Why convolution is required?.	Convolution is required to determine the response of an LTI system for a given input and impulse response	Remember	CO 1	CLO 1	AEC507.01
24	List the methods used in sectional convolution.	Over- lap save method and over-lap add method	Remember	CO 1	CLO 3	AEC507.03
25	What is zero padding?	Number of zeros adding to given length sequence To obtained desired length of sequence from given length of sequence	Remember	CO 1	CLO 4	AEC507.04
26	What are uses of zero padding?	To get better display of frequency spectrum .With zero padding, DFT can be used in linear filtering	Understand	CO 1	CLO 1	AEC507.01
27	What is meant by sectioned convolution?	If the input data sequence of longer duration, it is very difficult to obtained the output sequence due to limited memory of digital system therefore input data sequence is divided into smaller sections. These sections are processed separately one at a time and combined later to get output.	Remember	CO 1	CLO 2	AEC507.02
28	What is divide and conquer approach?	This approach is based on the decomposition of an N point DFT into successively smaller DFTs this leads to a family computationally efficient algorithm. N factorized as two integers.	Remember	CO 1	CLO 2	AEC507.02
29	What is Linear time invariant system (LTI)?	A LTI system is one which obeys properties of linearity and time invariant. These systems are characterized by unit sample response. Output of LTI system is computed by convolution of input and unit sample response.	Remember	CO 1	CLO 3	AEC507.03
30	What is an energy signal?	An energy signal is one whose total energy E=finite value and whose average power P=0.	Remember	CO 1	CLO 2	AEC507.02
		UNIT – II ARCHITECTURE OF PRO	OGRAMMABL	E DSPs		
1	What is the role of Barrel shifter in Programmable DSP?	A barrel shifter is a digital circuit that can shift a data word by a specified number of bits without the use of any sequential logic, only pure combinational logic.	Understand	CO 2	CLO 6	AEC507.06
2	Explain guard bits in a MAC unit of Programmable DSP.	Guard bits are extra bits which are produced while the intermediate steps to yield maximum accuracy in the final results. In numerical analysis, one or more guard digits can be used to reduce	Remember	CO 2	CLO 7	AEC507.07

S.No	QUESTION	ANSWER	BLOOMS TAXONOMY LEVEL	CO	CLO	CLO Code
		the amount of round off error.				
3	List the various Applications of Programmable DSP.	 Audio applications MPEG Audio Portable audio Digital cameras 	Remember	CO 2	CLO 7	AEC507.07
4	What are the types of Programmable DSPs	 Multiplier Shifter Multiply and accumulate (MAC) unit Arithmetic logic unit 	Remember	CO 2	CLO 6	AEC507.06
5	What are the Specialized addressing modes in Programmable DSPs	 Circular Addressing Mode Bit Reversal 	Remember	CO 2	CLO 6	AEC507.06
6	Write about Circular Buffers of Programmable DSPs	Circular buffering is also useful in off- line processing. Consider a program where both the input and the output signals are completely contained in memory. for the calculation at hand.	Remember	CO 2	CLO 6	AEC507.06
7	Define Harvard architecture of Programmable DSP Processors	The Harvard architecture is a computer architecture with separate storage and signal pathways for instructions and data	Understand	CO 2	CLO 5	AEC507.05
8	List the architectural features of Programmable DSP Processors.	 Multiplier Shifter Multiply and accumulate (MAC) unit Arithmetic logic unit 	Remember	CO 2	CLO 5	AEC507.05
9	Write about Bit- reversed addressing of Programmable DSPs	Bit-reversed addressing is used for simplifying and speeding-up the access to the arrays in FFT (Fast Fourier Transform) algorithms.	Remember	CO 2	CLO 6	AEC507.06
10	What is VLIW architecture.	Very long instruction word (VLIW) refers to instruction set architectures designed to exploit instruction level parallelism (ILP). VLIW processor allows programs to explicitly specify instructions to execute in parallel.	Remember	CO 2	CLO 8	AEC507.08
11	List the advantages of VLIW architecture.	 Reduces Hardware Complexity Dependencies are determined by the compiler 	Understand	CO 2	CLO 6	AEC507.06
12	Define Von Neumann Architecture	A von Neumann architecture machine, designed by physicist and mathematician John von Neumann (1903–1957) is a theoretical design for a stored program computer that serves as the basis for almost all modern computers. A von Neumann machine consists of a central processor with an arithmetic/logic unit and a control unit, a memory, mass storage, and input and output. A central processor consisting of a control unit and an arithmetic/logic unit.	Understand	CO 2	CLO 5	AEC507.05

S.No	QUESTION	ANSWER	BLOOMS	CO	CLO	CLO Code
			TAXONO MV			
			LEVEL			
13	List the	• Higher complexity of the	Remember	CO 2	CLO 8	AEC507.08
	disadvantages of VI IW	compiler				
	architecture.	 Unscheduled events Code density 				
		Code expansion				
14	What is	Pipelining is a technique where multiple	Remember	CO 2	CLO 7	AEC507.07
	pipelining technique?	instructions are overlapped during execution Pipeline is divided into stages				
	1	and these stages are connected with one				
		another to form a pipe like structure.				
		from another end. Pipelining increases the				
		overall instruction throughput.				
15	What are the different stages in	 Instruction fetch Instruction decode and register 	Remember	CO 2	CLO 7	AEC507.07
	pipelining?	fetch				
		• Execute				
		 Memory access Register write back 				
16	Define the SIMD	SIMD instructions are widely used to	Understand	CO 2	CLO 7	AEC507.07
	architecture.	process 3D graphics, although modern				
		largely taken over this task from the CPU.				
		Some systems also include permute				
		vectors, making them particularly useful				
		for data processing and compression. They				
17	Define	are also used in cryptography.	Domomhor	CO 2	CLOG	AEC507.06
1/	underflow	computed quantity is smaller than the	Kemember	002		AEC307.00
	condition	smallest non-zero value that can be				
		error condition. The error condition that				
		results from an attempt to retrieve an item				
10		from an empty stack.	D 1	^	GT 0 (
18	Define overflow condition	An error that occurs when the computer attempts to handle a number that is too	Remember	CO 2	CLO 6	AEC507.06
		large for it. Every computer has a well-				
		defined range of values that it can				
		represent. If during execution of a				
		this range, it will experience an overflow				
		error. Overflow errors are sometimes				
19	List out various	referred to as overflow conditions.	Remember	CO 2	CLO 7	AEC 507 07
19	special	 Bit Reversal 	Remember	0.0 2		11000000
	Addressing					
15	Explain working	Address generation unit can be provided	Understand	CO 2	CLO 8	AEC507.08
	of bit reversed	with the capability of providing bit-				
21	Explain About	In the indirect address mode uses the	Understand	CO 2	CLO 7	AEC507.07
	Indirect	auxiliary register (ARS) to hold the				
	Addressing mode	address of operand in memory . in direct addressing any location in the 64-k word				
		data memory space can be accessed using				
		a 16- bit address contained in AR . each				
		flexible and powerful indirect addressing.				

S.No	QUESTION	ANSWER	BLOOMS	СО	CLO	CLO Code
			TAXONO			
			MY			
			LEVEL			
22	Write the	• Pre scaling an input data-memory	Understand	CO 2	CLO 7	AEC507.07
	applications of	operand or the accumulator value				
	harrel shifter	before an ALU operation.				
	ourier sinner	• Performing a logical or arithmetic				
		shift of the accumulator value.				
		• Normalizing the accumulator.				
		• Post scaling the accumulator before				
		storing the accumulator value into				
		data memory.				
23	Define Host Port	The Host Port Interface (HPI) is an 8-bit	Understand	CO 2	CLO 7	AEC507.07
	Interface	parallel port that interfaces a host device				
		or host processor to the C54xE DSP.				
		Information is exchanged between the				
		C54x DSP and the host device through on-				
		chip C54x DSP memory that is accessible				
		by both the host and the C54x DSP				
24	Explain About	Immediate addressing is used to handle	Understand	CO 2	CLO 7	AEC507.07
	Immediate	constant data . it allows the program to				
	Addressing mode	operate on an actual value . the data can be				
		either a 16-bit constant or constant length				
		7.9 or 13. depending on the length of the				
		data, the addressing mode is referred to as				
		long immediate or short immediate				
25	E-ml-in Altreat	The MAC speed applies both to finite	I In donaton d	CO 2	CLOK	AEC507.06
25	Explain About	impulse response (EIR) and finite impulse	Understand	02	CLO 6	AEC307.06
		response (IIR) filters. The complexity of				
	Accumulate	the filter response dictates the number				
	(MAC) Function	MAC operations required per sample				
		neriod				
26	Define	An accumulator is a register for short-	Understand	CO 2	CLO 7	AEC507.07
20	Accumulator	term, intermediate storage of arithmetic	onderstand	002	CLC /	1120001.07
		and logic data in a computer's CPU				
		(central processing unit).				
27	Define Memory-	The data memory space contains memory-	Understand	CO 2	CLO 5	AEC507.05
	Mapped Registers	mapped registers for the CPU and the on-				
	11 0	chip peripherals. These registers are				
		located on data page 0, simplifying access				
		to them. The memory-mapped access				
		provides a convenient way to save and				
		restore the registers for context switches				
		and to transfer information between the				
• •		accumulators and the other registers	TT 1 . 1		CI O O	
28	Define the Carry	The ALU has an associated carry bit ©	Understand	CO 2	CLO 8	AEC507.08
	Bit	that is affected by most arithmetic ALU				
		instructions, including rotate and shift				
		operations. It supports efficient				
		computation of extended-precision				
		anumetic operations. Two conditional				
		colling returning and conditionally				
		executing according to the status (set or				
		cleared) of the carry bit				
29	Explain about	For arithmetic operations the ALU can	Understand	CO 2	CLO 6	AEC507.06
<i>2</i>	Dual 16-Rit Mode	operate in a special dual 16-bit arithmetic	Shacistand	002		112007.00
1		mode that performs two 16-bit operations				
1		(for instance, two additions or two				
		subtractions) in one cycle. You can select				
		this mode by setting the C16 field of ST1				

S.No	QUESTION	ANSWER	BLOOMS	СО	CLO	CLO Code
			TAXONO			
			MY LEVEL			
30	Define Timer	The on-chin timer is a software-	LEVEL Understand	CO 2	CLO 7	AEC 507 07
50	Define Timer	programmable timer that consists of three	Understand	002	CLO /	ALC307.07
		registers and can be used to periodically				
		generate interrupts.				
		UNIT – III OVERVIEW OF TMS315C4	AVY PRO	CESSOR		
1	What is the	The '54x DSPs use an advanced modified	Understand		CLO 13	AEC507.13
1	architecture used	Harvard architecture that maximizes	onderstand	005	010 15	111000000
	in 54x DSPs?	processing power by maintaining one				
		program memory bus and three data				
		spaces allow simultaneous access to				
		program instructions and data, providing				
		the high degree of parallelism.		~~ •	AT 0 10	
2	List the blocks of CDU of 54 w	The CPU of the '54x devices contains:	Understand	CO 3	CLO 10	AEC507.10
	DSPs?	(ALU)				
		• Two 40-bit accumulators				
		• A barrel shifter				
		 A 1 / * 1 / -bit multiplier/adder A compare, select, and store unit 				
		(CSSU)				
3	What are the	The '54x devices perform 2s-complement	Understand	CO 3	CLO 11	AEC507.11
	functions of	arithmetic using a 40-bit ALU and two 40-				
	ALU	ALU also can perform Boolean				
		operations. The ALU can function as two				
		16-bit ALUs and perform two 16-bit				
		operations simultaneously when the C16 bit in status register 1 (ST1) is set				
4	Name the	The interrupt-mask register (IMR) is	Understand	CO 3	CLO 12	AEC507.12
	interrupt	used to mask off specific interrupts				
	registers of 54x	individually at required times. The				
	DSPs?	interrupt-flag register (IFR) indicates the				
5	Define PMST	The processor mode status register	Remember	CO 3	CLO 9	AEC507.09
5	Define TWDT.	(PMST) controls memory configurations	Remember	005		7HLC507.05
		of the '54x devices.				
6	What is the	The program controller decodes	Understand	CO 3	CLO 10	AEC507.10
	function of	instructions, manages the pipeline,				
	program	stores the status of operations, and decodes conditional operations. Some				
	control.	of the hardware elements included in				
		the program controller are the program				
		counter, the status and control register,				
		logic. Some of the software				
		mechanisms used for program control				
		include branches, calls, conditional				
		and interrupts. The '54x supports both				
		the use of hardware and software				
7	Dafina Status	Interrupts for program control.	Underster 1	CO 2	CL 0 11	AEC507.11
/	Registers.	contain the status of the various	Understand	003		AEC30/.11
	0	conditions and modes for the '54x				
		devices.				

S.No	QUESTION	ANSWER	BLOOMS	СО	CLO	CLO Code
			TAXONO			
			MY			
0	Define TDEC	The TDEC is used to hold one of the		CO 2	CLO 12	AEC507.12
ð	Define TREG.	multiplicands for multiply and	Understand	003	CLO 12	AEC307.12
		multiply/accumulate instructions. It can				
		hold a dynamic (execution-time				
		programmable) shift count for				
		instructions with a shift operation such as ADD ID and SUB It also can hold				
		a dynamic bit address for the BITT				
		instruction. The EXP instruction stores				
		the exponent value computed into the				
		IREG, while the NORM instruction uses the TREG value to normalize the				
		number. For ACS operation of Viterbi				
		decoding, TREG holds branch metrics				
		used by the DADST and DSADT				
0	What are the	Instructions.	Domombon	CO 2	CLO 10	AEC507.10
9	power down	activated by the IDLE1. IDLE2, and	Remember	005	CLO 10	AEC307.10
	modes?	IDLE3 instructions. In these modes, the				
		'54x devices enter a dormant state and				
		in normal operation The IDLF1				
		instruction is used to shut down the				
		CPU. The IDLE2 instruction is used to				
		shut down the CPU and on-chip				
		used to shut down the '54x processor				
		completely. This instruction stops the				
		PLL circuitry as well as the CPU and				
10	What is the	The minimum memory address range	Remember	CO 3	CL0.11	AEC507.11
10	minimum memory	for the '54x devices is 192K words —	remember	005	CLO II	10000000
	address range for	composed of 64K words in program				
	54x devices?	space, 64K words in data space, and 64K words in 1/O space. Selected				
		devices also provide extended program				
		memory space of up to 8M words. The				
		program memory space contains the				
		instructions to be executed as well as tables used in execution. The data				
		memory space stores data used by the				
		instructions. The I/O memory space				
		interfaces to external memory-mapped				
		data storage space				
11	What is the	A boot loader is available in the	Understand	CO 3	CLO 12	AEC507.12
	function of boot	standard '54x on-chip ROM. This boot				
	loader?	from an external source to anywhere in				
		the program memory at power up				
		automatically				
12	Define DARAM?	Dual-access RAM blocks can be	Understand	CO 3	CLO 11	AEC507.11
		accessed twice per machine cycle. This				
		data values: however, it can be used to				
		store program as well. At reset, the				
		DARAM is mapped into data memory				
		space				
1						

S.No	QUESTION	ANSWER	BLOOMS	СО	CLO	CLO Code
			TAXONO			
			MY			
12				CO 2	CLO 12	AEC507.12
13	Define SARAM?	Each of the SARAM blocks is a single-	Understand	003	CLO 13	AEC507.13
		intended primarily to store data values:				
		however, it can be used to store program				
		as well.				
14	What is On-Chip	Select 54x devices with multiple CPU	Understand	CO 3	CLO 12	AEC507.12
	Two-Way Shared	cores include two-way shared RAM				
	RAM?	blocks that allow simultaneous program				
		space access from two CPU cores. Each				
		CPU can perform a single access with				
		way shared RAM during each clock				
		cycle.				
15	What is On-Chip	A security feature is included on 54x	Remember	CO 3	CLO 11	AEC507.11
	Memory Security?	devices to prevent the on-chip memory				
		contents from being extracted by a user.				
		This feature is enabled during the				
		available to customers that order custom				
		ROM programming. Consequently.				
		memory security cannot be				
		enabled/disabled by the user.				
16	Define Emulation	The security feature completely disables	Understand	CO 3	CLO 13	AEC507.13
	access?	the scan-based emulation capability of				
		the 54x to prevent the use of a debugger utility. Note that this only affects				
		emulation and does not prevent the use				
		of the JTAG boundary scan test				
		capability.				
17	Define HPI	On select devices, HPI accesses are	Understand	CO 3	CLO 13	AEC507.13
	access?	restricted when the security feature is				
18		The security feature prohibits the DSP	Understand	CO 3	CLO 13	AEC507.13
10		CPU from accessing the on-chin	Onderstand	005	CLO 15	ALC507.15
		memory. There are two levels of security				
		associated with CPU accesses.				
19	Define Bus	The '54x device architecture is built	Understand	CO 3	CLO 12	AEC507.12
	Structure.	around eight major 16-bit buses:				
		One program-read bus (PB) which carries the instruction code and				
		immediate operands from program				
		memory.Two data-read buses (CB, DB)				
		and one data-write bus (EB), which				
		interconnect to various elements, such as				
		the CPU.				
		The CB and DB carry the operands read				
		from data memory. The EB carries the				
		data to be written to memory.				
		Four address buses (PAB, CAB, DAB,				
		and EAB), which carry the addresses				
		needed for instruction execution				
1						

S.No	QUESTION	ANSWER	BLOOMS	CO	CLO	CLO Code
			TAXONO			
			NIY I FVFI			
15	Need for	The software-programmable wait-state	Understand	CO 3	CLO 12	AEC507.12
15	Software-	generator can be used to extend external	Chaerstand	005	010 12	TILC507.12
	Programmable	bus cycles to interface with slower off-				
	Wait-State	chip memory and I/O devices.				
	Generators					
		The software wait-state generator is				
		hordware				
21	Define The clock	The clock generator on the C54x devices	Understand	CO 3	CLO 10	AEC507.10
- 1	generator	consists of an internal oscillator and a	Chucibland	005	02010	THE COOPERATE
	-	phase locked loop (PLL) circuit.				
		Currently, there are two different types				
		of PLL circuits on C54x devices.				
22	What is the	Programmable bank-switching can be	Understand	CO 3	CLO 12	AEC507.12
	Programmable	used to insert one cycle automatically				
	Bank-Switching	inside program memory or data memory				
	0	space. One cycle can also be inserted				
		when crossing from program-memory				
		space to data-memory space ('54x) or				
		from one program memory page to				
		another program memory page on				
22	Define Diment	selected devices.	D 1	<u> </u>	CL O 11	AE0507.11
23	Memory Access	The '54x direct memory access (DMA)	Remember	003	CLO II	AEC507.11
	(DMA) Controller	in the memory man without intervention				
		by the CPU. The DMA allows				
		movements of data to and from internal				
		program/data memory, internal				
		peripherals (such as the McBSPs), or				
		external memory devices to occur in the background of CPU operation				
24	Define DMA	The DMA memory map includes access	Understand	CO 3	CLO 13	AEC507.13
	Memory Map	to on-chip memory on all devices and			_	
		access to external memory on selected				
		devices. The DMA memory map for on-				
		chip memory is unaffected by the state of				
		the memory control bits: MP/MC,				
		information on DMA implementations				
		and memory maps, see the device-				
		specific data sheets.				
25	Define DMA	Each DMA channel can be	Understand	CO 3	CLO 13	AEC507.13
	Priority Level	independently assigned high or low				
		priority relative to each other. Multiple				
		same priority level are handled in a				
		round-robin manner.				
26	Define Hardware	There are two types of hardware PLL	Understand	CO 3	CLO 9	AEC507.09
1	PLL	providing different sets of multiplication				
1		factors. The option-one hardware PLL				
		provides divide-by-two operation and				
1		muniplication factors of 1, 1.5, 2, or 3.				
		The option-two hardware PLL provides				
		divide-by-two operation and				
1		multiplication factors of 1, 4, 4.5, or 5.				

S.No	QUESTION	ANSWER	BLOOMS	CO	CLO	CLO Code
	_		TAXONO			
			MY			
			LEVEL			
27	Define Software	The software PLL is programmable and	Understand	CO 3	CLO 9	AEC507.09
	PLL	the clock multiplication factor can be				
		changed under software control.				
		The initial clock mode setting is				
		determined by the state of the clock				
		mode pins and then the PLL can be				
		programmed to change the clock mode.				
		The software PLL provides				
		multiplication factors ranging from 0.25				
		to 16.				
28	LAMM-	load accumulator with memory mapped	Understand	CO 3	CLO 10	AEC507.10
	<u></u>	register				
29	SAMM	store accumulator in memory mapped	Remember	CO 3	CLO 11	AEC507.11
		register				
30	Define on-chip	The on-chip ROM is part of the program	Understand	CO 3	CLO 12	AEC507.12
	KOM	memory space and, in some cases, part				
		of the data memory space.				
	INT	UNII – IV FREACINC MEMORV AND LO PE	BIPHERAL		nspe	
1	Define interrupts?	An interrupt is a signal sent to	Understand	CO 4	CLO 14	AEC507.14
1	Define interrupts:	the processor that interrupts the	Onderstand	0.04	CLO 14	ALC307.14
		current process. It may be generated by a				
		hardware device or a software program				
2	How is fast data	In DSP the fast data access is achieved	Understand	CO 4	CLO 14	AEC507.14
2	access achieved	by high bandwidth memory architecture	onderstand	001	CLO II	1120307.11
	in Digital Signal	like modified Harvard architecture.				
	Processors	specialized addressing modes like				
		circular and bit reversal addressing and				
		DMA				
3	What is modified	The modified Harvard architecture	Remember	CO 4	CLO 15	AEC507.15
	Harvard	employed in DSP's will have 2 or more				
	architecture	internal memory blocks connected to				
	employed in DSP	CPU by separate buses. One memory				
		block is reserved for code and data and				
		the other block only for data.				
4	List two special	Circular and bit reversal addressing	Remember	CO 4	CLO 15	AEC507.15
	addressing modes	modes.				
	in DSP.			~~ .	~ ~ ~ ~ ~ ~	
5	What are the	• Fast data access	Understand	CO 4	CLO 15	AEC507.15
	Special features	• Fast computation				
	of DSP's	• Fast execution control				
6	II	• Numerical identity	TT., J.,	CO 4	CL 0 17	AEC507.17
0	How is last	achieved by providing single cycle	Understand	CO 4	CLO I/	AEC307.17
	computation	MAC unit pipelining of instruction				
	DSP's?	execution.				
7	What is MAC	The MAC unit in DSP's is canable of	Understand	CO 4	CLO 15	AEC507.15
'	unit?	performing multiply add operations	Shaeistand			1120007.10
		involved in convolution and correlation.				
8	What is	The pipelining refers to overlapping of	Understand	CO 4	CLO 16	AEC507.16
	pipelining in	execution of various phases of different		201	- 20 10	
	DSP's?	instructions so that a number of				
		instructions can be executed in parallel.				
9	What are the	Parallel logic unit, central ALU,	Understand	CO 4	CLO 16	AEC507.16
	functional unitsof	Memory mapped registers, Auxiliary				
	TMS315C54X?	registers, and Arithmetic unit				

S.No	QUESTION	ANSWER	BLOOMS	CO	CLO	CLO Code
			TAXONOM Y LEVEL			
10	What are the	• DMA speedups the memory	Understand	CO 4	CLO 15	AEC507.15
	advantages of	operations by bypassing the				
	DMA	involvement of the CPU.				
		• The work overload on the CPU				
		decreases.				
		• For each transfer, only a few numbers of clock cycles are required				
11	Define Exponent	The exponent encoder is an application-	Understand	CO 4	CLO 14	AEC507.14
	Encoder	specific hardware device dedicated to				
		supporting the EXP instructions in a				
		single cycle. With the EXP instruction,				
		can be stored in T as a 2s complement				
		value within a -8 through 31range				
12	What are the	Cache coherence problem can be	Understand	CO 4	CLO 15	AEC507.15
	disadvantages of	seen when DMA is used for data	Chaelstana	001		1120001110
	DMA	transfer.				
		• Increases the price of the system.				
13	What is Serial	The serial interface acts as a	Remember	CO 4	CLO 16	AEC507.16
	Interface	communication interface between two				
		digital systems that sends data as a series				
14	What is	A parallal interface transmite multiple	Understand	CO 4	CLO 16	AEC507.16
14	Parallel	hits simultaneously using different	Understand	004	CLO 10	AEC307.10
	Interface	wires.				
15	Define Fetch	The processor fetches (reads from	Remember	CO 4	CLO 15	AEC507.15
	unit	memory) an instruction and then,				
		depending on the instruction, executes it				
		(takes some further action with it, such				
		as shifting bits to the right or left). Then				
		it fetches the next instruction, and so forth				
16	Define Execute	An execution unit (also called	Understand	CO 4	CLO 14	AEC507.14
	unit	a functional unit) is a part of the central				
		processing unit (CPU) that performs the				
		operations and calculations as instructed				
		by the computer program.				
17	Define Decode	A decode unit is a piece of logic that is	Understand	CO 4	CLO 16	AEC507.16
	unit	presented with a sequence of bits, that				
		have been fetched from memory, and				
		prepares the execution of one or more				
		instruction set architecture of a				
		processor				
18	Define a register	A register is a temporary storage area	Understand	CO 4	CLO 15	AEC507.15
		built into a CPU. Some registers are				
		used internally and cannot be accessed				
		outside the processor, while others are				
10	5 4 51	user-accessible.		~~ (~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~	
19	Define Flag	A flag is a value that acts as a signal for	Understand	CO 4	CLO 14	AEC507.14
		a function of process. The value of the flag is used to determine the next step of				
		a program Flags are often binary flags				
		which contain a boolean value (true or				
		false).				
20	Define Interrupt	The Interrupt flag (IF) is a system flag	Understand	CO 4	CLO 14	AEC507.14
	Flag Register	bit in the architecture's FLAGS register				
		which determines whether or not the				
		central processing unit (CPU) will				
1		handle maskable hardware interrupts				

S.No	QUESTION	ANSWER	BLOOMS TAXONOM Y LEVEL	CO	CLO	CLO Code
21	Define Interrupt Mask Register	An internal switch setting that controls whether an interrupt can be processed or not. The mask is a bit that is turned on and off by the program.	Understand	CO 4	CLO 15	AEC507.15
22	Write the Status and control registers	The C54x DSP has three status and control registers: I. Status register 0 (ST0), II. Status register 1 (ST1). III. Processor mode status register (PMST).	Understand	CO 4	CLO 16	AEC507.16
24	Define On-Chip Two-Way Shared RAM	The devices with multiple CPU cores include two-way shared RAM Blocks. All the shared memory is program write-protected or read only by the CPU, only the DMA controller can write to the shared memory. This shared RAM is most efficiently used when the two CPUs are executing identical programs.	Understand	CO 4	CLO 16	AEC507.16
		UNIT – V		CODITI		
1	What is the need for multirate signal processing?	In real time data communication we may require more than one sampling rate for processing data in such a cases we go for multi-rate signal processing which increase and/or decrease the sampling rate.	Understand	CO 5	CLO 17	AEC507.17
2	What is meant by aliasing?	The original shape of the signal is lost due to under sampling.	Remember	CO 5	CLO 18	AEC507.18
3	How can aliasing be avoided?	Placing a LPF before down sampling	Remember	CO 5	CLO 19	AEC507.19
4	How can sampling rate be converted by a factor I/D.	Cascade connection of interpolator and decimator	Remember	CO 5	CLO 19	AEC507.19
5	What is meant by sub-band coding?	It is an efficient coding technique by allocating lesser bits for high frequency signals and more bits for low frequency signals.	Remember	CO 5	CLO 19	AEC507.19
6	What is meant by up sampling?	Increasing the sampling rate	Remember	CO 5	CLO 19	AEC507.19
7	What is meant by down sampling?	Decreasing the sampling rate.	Remember	CO 5	CLO 18	AEC507.18
8	What is meant by decimator?	Down sampling and a anti-aliasing filter.	Remember	CO 5	CLO 19	AEC507.19
9	What is meant by interpolator?	An anti-imaging filters and Up sampling.	Remember	CO 5	CLO 19	AEC507.19
10	What is meant by sampling rate conversion?	Changing one sampling rate to other sampling rate is called sampling rate conversion.	Remember	CO 5	CLO 19	AEC507.19

S.No	QUESTION	ANSWER	BLOOMS	CO	CLO	CLO Code
			TAXONO			
			MY LEVEI			
11	Define mean	Mxn = E[xn] = intg xpxn(x.n) dx	Remember	CO 5	CLO 20	AEC507.20
	2					
12	Define DFT	It is a popular form of the FFT	Remember	CO 5	CLO 18	AEC507.18
		algorithm. In this the output sequence $X(1)$ is the first sequence $X(1)$ is the sequence of				
		X(k) is divided into smaller and smaller sub-sequences that is why the name				
		Decimation In Frequency				
13	Define variance.	$Zxn2=E[{xn=mxn}2]$	Remember	CO 5	CLO 18	AEC507.18
14	Define cross	\mathbf{R} $\mathbf{x}\mathbf{y}$ $(\mathbf{n},\mathbf{m})=$	Remember	CO 5	CLO 18	AEC507.18
17	correlation of	x xy $(n.m)$ intxy*pxn.ym(x.n.y.m)dxdy.	Kennennber	005	CLO 10	ALC507.10
	random process	cross-correlation is a measure of				
		similarity of two series as a function of				
		the displacement of one relative to the				
		other. This is also known as				
		product.				
15	Define DTFT of	Txy(e jw) = x rxy(l) e jwl	Remember	CO 5	CLO 19	AEC507.19
	cross correlation					
16	What is the	Pi/M where M is the down sampling	Remember	CO 5	CLO 19	AEC507.19
	of Decimator?	factor				
17	What is the	Pi/L where L is the UP sampling factor	Remember	CO 5	CLO 20	AEC507.20
- /	cutoff frequency		1	000	02020	112000,120
	of Interpolator?					
18	Define	The Decrease in the Sampling Rate are	Remember	CO 5	CLO 20	AEC507. 20
	Decimation	termed as decimation or Down				
		is reduced to M-1 no. of terms				
19	Define	The Increase in the Sampling rate is	Remember	CO 5	CLO 19	AEC507.19
	Interpolation	termed as Interpolation or Up sampling.				
	_	The No. of Samples per Cycle is				
1.7		increased to L-1 No. of terms	D 1	<u> </u>	CL O 10	AE C 507 10
15	Define Filter	Electronic filters are electrical circuits	Remember	005	CLO 18	AEC507.18
		which perform signal processing				
		unwanted frequency components from				
		the signal				
21	Define FIR Filter	A finite impulse response (FIR) filter is	Remember	CO 5	CLO 18	AEC507.18
		a filter structure that can be used to				
		implement almost any sort of frequency				
22	Define IIR Filter	An infinite impulse response (IIR) filter	Remember	CO 5	CLO 18	AFC 507 18
22	Denne me i nei	is a digital filter that depends linearly on	Remember	005	CLO IO	/ILC507.10
		a finite number of input samples and a				
		finite number of previous filter outputs				
23	Define FFT	The Fast Fourier Transform is an	Understand	CO 5	CLO 18	AEC507.18
		makes use of the symmetry and				
		periodicity properties of twiddle factor				
		to effectively reduce the DFT				
		computation time. It is based on the				
		the computation of DFT of a sequence				
		of length N into successively smaller				
1		DFTs				

S.No	QUESTION	ANSWER	BLOOMS TAXONO MY LEVEL	CO	CLO	CLO Code
24	Define DIT- FFT	Decimation-In-Time algorithm is used to calculate the DFT of a N point sequence. The idea is to break the N point sequence into two sequences, the DFTs of which can be combined to give the DFT of the original N point sequence	Remember	CO 5	CLO 18	AEC507.18
25	Define DFT-FFT	It is a popular form of the FFT algorithm. In this the output sequence X(k) is divided into smaller and smaller sub-sequences , that is why the name Decimation In Frequency.	Remember	CO 5	CLO 18	AEC507.18
26	Define Correlation	Correlation computes a measure of similarity of two input signals as they are shifted by one another.	Understand	CO 5	CLO 19	AEC507.19
27	What is meant by radix -2?	FFT is most efficient algorithm to compute DFT. if number of output points N can be expressed as power of 2	Remember	CO 5	CLO 18	AEC507.18
28	Define Cross Correlation	In signal processing, cross-correlation is a measure of similarity of two series as a function of the displacement of one relative to the other.	Understand	CO 5	CLO 19	AEC507.19
29	Define Auto Correlation	Autocorrelation can also be referred to as lagged correlation or serial correlation, as it measures the relationship between a variable's current value and its past values.	Remember	CO 5	CLO 18	AEC507.18
30	How many complex multiplications and additions are involved in butterfly computation?	One complex multiplication and two complex additions are required in butterfly computation	Remember	CO 5	CLO 18	AEC507.18

Prepared by:

Ms. C Devisupraja, Assistant professor

HOD, ECE