

## VLSI DESIGN LABORATORY

<b>VII Semester: ECE</b>								
Course Code	Category	Hours / Week			Credits	Maximum Marks		
AEC112	Core	L	T	P	C	CIA	SEE	Total
		-	-	3	2	30	70	100
<b>Contact Classes: Nil</b>		<b>Total Tutorials: Nil</b>			<b>Total Practical Classes: 36</b>		<b>Total Classes: 36</b>	
<b>I. COURSE OVERVIEW:</b>								
<p>The art of VLSI circuit design is dynamic with advances in process technology and innovations in the electronic design automation (EDA) industry. The objective of this laboratory course is to demonstrate the various stages in VLSI design flow using cadence software. Hands on training on logic and circuit simulations of MOSFETS, ring oscillators, multiplexers, analog amplifiers etc are included. The course also covers physical layout of complex logic gates for chip design.</p>								
<b>II. OBJECTIVES:</b>								
<b>The course should enable the students to:</b>								
<ul style="list-style-type: none"> <li>I Modern tools for functional level to physical layout with verification at intermediate stages in the VLSI design flow in top-down approach.</li> <li>II Design and simulations of analog, digital and mixed circuits for optimum values of area over head, power and time delay.</li> <li>III The Chip design through a practical approach using advanced modern tools such as vivado and cadence for front end &amp; back end.</li> </ul>								
<b>III. COURSE OUTCOMES:</b>								
<b>After successful completion of the course, students should be able to:</b>								
CO 1	Calculate the static, dynamic and noise margin parameters of CMOS inverter using the output and transfer characteristics of MOSFETs.			Apply				
CO 2	Analyze complex gates, switch logic and transmission gates for performance optimization of distortion, power consumption and circuit delays.			Analyze				
CO 3	Build 4 X 1 multiplexer and ring oscillator using multiplexer & inverter circuit symbols with necessary inter connections.			Apply				
CO 4	Examine the conditions for optimum performance of latches and registers with the knowledge of digital system design.			Analyze				
CO 5	Calculate bandwidth, gain, and common mode rejection ratio parameters for differential, MOSFET and casode amplifiers.			Apply				
CO 6	Build the stick diagrams, layouts of MOS circuits using design rule checks (DRC) and verification.			Apply				
<b>IV. SYLLABUS:</b>								
<b>LIST OF EXPERIMENTS</b>								
<b>Week-1</b>	<b>MOSFET</b>							
To plot the (i) output characteristics (ii) Transfer characteristics of an n-channel and p-channel MOSFET.								
<b>Week-2</b>	<b>CMOS INVERTER</b>							
To design and plot the static (VTC) and dynamic characteristics of a digital CMOS inverter.								
<b>Week-3</b>	<b>RING OSCILLATOR</b>							
To design and plot the output characteristics of a 3-inverter ring oscillator.								

<b>Week-4</b>	<b>LOGIC GATES</b>
To design and plot the dynamic characteristics of 2-input NAND, NOR, XOR and XNOR logic gates using CMOS technology.	
<b>Week-5</b>	<b>4X1 MULTIPLEXER</b>
To design and plot the characteristics of a 4x1 digital multiplexer using pass transistor logic.	
<b>Week-6</b>	<b>LATCHES</b>
To design and plot the characteristics of a positive and negative latch based on multiplexers.	
<b>Week-7</b>	<b>REGISTERS</b>
To design and plot the characteristics of a master-slave positive and negative edge triggered registers based on multiplexers.	
<b>Week-8</b>	<b>DIFFERENTIAL AMPLIFIER</b>
Design and simulation of a simple 5 transistor differential amplifier. Measure gain, ICMR, and CMRR.	
<b>Week-9</b>	<b>NMOS INVERTER AND CMOS INVERTER</b>
To design layout of NMOS and CMOS inverter.	
<b>Week-10</b>	<b>LAYOUT OF 2-INPUT NAND, NOR GATES</b>
To design the layout of 2-input NAND, NOR gates.	
<b>Week-11</b>	<b>COMMON SOURCE AMPLIFIER</b>
Analysis of Frequency response of Common source amplifiers.	
<b>Week-12</b>	<b>COMMON DRAIN AMPLIFIER</b>
Analysis of Frequency response of Common drain amplifiers.	
<b>Week-13</b>	<b>SINGLE STAGE CASCODE AMPLIFIER</b>
Design and Simulation of Single Stage Cascode Amplifier.	
<b>Week-14</b>	<b>BASIC CURRENT MIRROR, CASCODE CURRENT MIRROR AMPLIFIER</b>
Design and Simulation of Basic Current Mirror, Cascode Current Mirror Amplifier.	
<b>Reference Books</b>	
<ol style="list-style-type: none"> <li>1. Razavi, Design of Analog CMOS Integrated Circuits, Tata McGraw Hill Publications, 2002.</li> <li>2. Allen Holberg, CMOS Analog Circuit Design, Oxford Publications, 2002.</li> <li>3. Baker, Li, Boyce, CMOS Mixed Circuit Design, Wiley Publications, 2002.</li> </ol>	
<b>Web References:</b>	
<ol style="list-style-type: none"> <li>1. <a href="http://iitg.vlab.co.in/?sub=59&amp;brch=165">http://iitg.vlab.co.in/?sub=59&amp;brch=165</a></li> </ol>	
<b>Course Home Page:</b>	
<b>SOFTWARE AND HARDWARE REQUIREMENTS FOR 36 STUDENTS</b>	
<b>HARDWARE:</b> Desktop Computer Systems 36 nos	
<b>SOFTWARE:</b> Cadence tools	