Hall Ticket No				Question Pape	r Code: AEC002			
INSTITUTE OF AERONAUTICAL ENGINEERING								
B.Tech III Semester End Examinations (Regular) - November, 2018 Regulation: IARE – R16 DIGITAL SYSTEM DESIGN								
Time: 3 Hours		(EC	E)	Ν	/Iax Marks: 70			
Answ All All parts of the	er ONE Questic question	Quest ons Car must	ion from e rry Equal be answer	each Unit Marks red in one place only				
		UNIT	$\mathbf{I} - \mathbf{I}$					
 (a) Add the following binary nu i) 11011+1101 ii) 10111.101 + 110111.01 iii) 1010.11 + 1101.10 	umbers.				[7M]			
(b) Convert the following numberi) Decimal 225 to binary, orii) Octal 623 to decimal, binary	pers from ctal nary	the give	en base to t	the other bases indicated	. [7M]			
2. (a) The state of a 12-bit registering i) three decimal digits in Be ii) three decimal digits in E	er is 0101 CD excess-3 co	1001011 ode	1. What is	its content if it represen	nts: [7 M]			
(b) Add the following BCD nu	nbers				[7M]			

i) 1001 and 0100 ii) 00010110 and 00010101

$\mathbf{UNIT}-\mathbf{II}$

(a)	Demonstrate the validity of the following identities by means of truth tables.	[7M]
	i. DeMorgan's Theorem for three variables	
	ii. Associative Law	
(b)	Simply the following boolean expressions to a minimum number of literals.	[7M]
	i. $xyz + x'y + xyz'$	
	ii. $xyz' + x'yz + xyz + x'yz'$	
(a)	Simplify the following Boolean function using, four-variable K-map F (A, B ,C, D) = $\Sigma m(0,2, 4, 5, 6, 7, 8, 10, 13, 15)$	[7M]
	(a) (b) (a)	 (a) Demonstrate the validity of the following identities by means of truth tables. i. DeMorgan's Theorem for three variables ii. Associative Law (b) Simply the following boolean expressions to a minimum number of literals. i. xyz + x'y + xyz' ii. xyz' + x'yz + xyz + x'yz' (a) Simplify the following Boolean function using, four-variable K-map F (A, B, C, D) = Σm(0,2, 4, 5, 6, 7, 8, 10, 13, 15)

(b) Simplify the following using Quine-McClusky minimization technique. [7M] $Y = F\left(A,B,C\right) = A'B'C' + A'B'C + A'BC + AB'C$

$\mathbf{UNIT} - \mathbf{III}$

- 5. (a) Design a combinational circuit with three inputs x, y, and z and three outputs A, B and C. When the binary input is 0, 1, 2, or 3, the binary output is one greater than the input. When the binary input is 4, 5, 6, or 7, the binary output is one less than the input. [7M]
 - (b) Implement full subtractor using NAND gates.
- 6. (a) Design a combinational circuit that adds 4-bit number. The circuit can be designed using four full-adders. [7M]
 - (b) Design a combinational circuit with four inputs that represent a decimal digit in BCD and four outputs that produce the 9's complement of the input digit. [7M]

$\mathbf{UNIT}-\mathbf{IV}$

7.	7. (a) Explain the operation of MSJK flip-flop using NAND gates.	
	(b) Draw the logic diagram of mod 6 ripple counter using T flip-flops.	[7M]
8.	(a) Design a 3 bit binary Up-Down counter with necessary diagrams.	[7M]
	(b) Design a bi-directional shift register with necessary diagrams.	[7M]

 $\mathbf{UNIT}-\mathbf{V}$

- 9. (a) Explain how the behavior of a clocked synchronous sequential circuit is described by a state table and discuss the method of state table reduction. [7M]
 - (b) Convert the following Moore machine into corresponding Mealy machine as per given in Table 1. [7M]

Present state	X=0	X=1	Output
А	D	В	1
В	А	D	0
С	С	С	0
D	В	А	1

Table 1

- 10. (a) Design a 1011 sequence detector using JK flip-flop. [7M]
 - (b) Distinguish Moore and Mealy machines with an example.

 $-\circ\circ\bigcirc\circ\circ-$

[7M]

[7M]