	Hall	Ticket No									Questio	n Pap	per Code:	AEC020
2		INSTIT	UTE	OF	AE	RON	AU1	ΓΙϹΑ		- ENG	INEER	ING		
EDUCATIO	ARE	NOL				(Aı	itonc	mous	s)					
.,	FOR LIG	Four Yea	r B.Tec	h III :	Seme	ster En	d Exa	minati	ior	ns (Regul	lar) - Nove	mber,	2018	
					R	legulat	ion: 1	IARE	; —	- R 16	,	,		
	DIGITAL LOGIC DESIGN													
Tir	ne:	3 Hours	(Common to CSE IT)								Max Marks: 70			
		All	parts o	Answ A of the	wer ll Qı que	ONE C lestion stion r	}uesti s Car nust ∣	ion fro rry Ec be ans	on qua .sw	n each U 1al Mark vered in	Unit s one place	e onl	У	
						I	UNIT	$\mathbf{r} - \mathbf{I}$						
1.	(a)	Convert												[7M]
		i)Decimal nu	mber 24	469 to	BCI) code a	and Ex	ccess 3	s co	ode				
		ii)Binary nur	nber 101	11010	to g	ray code	e and	octal.						
	(b)	i)Perform the	e subtra	ction	using	g 2's cor	nplem	ent (3)	6-8	84)				[7M]
		ii) Perform th	ne subtr	raction	n usii	ng 10's (compl	ement	(5	57-96).				
2.	(a)	Differentiate 1's complement and 2's complement addition with example.							e.		[7M]			
	(b)	Obtain the h	amming	g code	for o	lata 100)1 usir	ng ever	n ŗ	parity bit	58.			[7M]
							UNI	$\mathbf{T} - \mathbf{I}$	Ι					
3.	(a)	State and pro	ove the l	Demo	rgan	's theor	em wi	th suit	tab	ble examı	ple.			[7M]
	(b)	Implement F	(x,y,z) =	$=\sum_{i=1}^{n} ($	1, 2, 3	3, 4, 5, 7) only	using	N	AND gat	es.			
		-				,	-	_		_				[7M]
4.	(a)	Convert bool	ean exp	ressio	nF=	= A + I	B'C to	o minte	ern	m.				[7M]
	(b)	Simplify F(w	,x,y,z) =	$=\sum_{i=1}^{n}$	1,3,10	$() + \sum_{\alpha}$	$_{i}(0,2,8)$	8,12) ai	nd	ł realize ι	using logic	gates		[7M]
							UNI	$\mathbf{T} - \mathbf{II}$	Π					
5.	. (a) Design a 4-bit parallel Adder-Subtracter circuit and write the drawbacks of the p Subtracter.											the paralle	l Adder- [7 M]	
	(b)	Design a 4×1	multip	lexer.	Usir	ng this,	imple	ment 1	16>	imes 1 multip	plexer.			[7M]

- 6. (a) Draw and explain 4-bit carry-look ahead adder with expressions. [7M]
 - (b) Explain the design procedure for combinational logic circuit with an example. [7M]

$\mathbf{UNIT}-\mathbf{IV}$

7. (a) Explain a D latch in detail and implement a master-slave D flipflop.[7M](b) Design a Mod-8 synchronous counter using T flipflop.[7M]

8. (a) Explain the characteristic table of T and D flipflop and convert a D flipflop to T flipflop. [7M]
(b) Design a parallel input left/right shift serial output register. [7M]

$\mathbf{UNIT}-\mathbf{V}$

- 9. (a) Design a BCD to 2421 code converter using suitable PAL. [7M]
 - (b) Using PROM realize the following expressions $F_1(ABC) = \sum (0,3,4,5,6)$ and $F_2(ABC) = \sum (1,3,5,7)$.

[7M]

10. (a) Implement the circuit with PLA $F(ABCD) = \sum (0,1,3,5,7,9,11,13).$ [7M](b) Explain about types of memories, Moore and Melay machines with examples.[7M]

```
-\circ\circ\bigcirc\circ\circ-
```