

INSTITUTE OF AERONAUTICAL ENGINEERING

(Autonomous) Dundigal, Hyderabad - 500 043

ELECTRONICS AND COMMUNICATION ENGINEERING

ASSIGNMENT QUESTIONS

Course Name	:	VLSI Design	
Course Code	:	A60432	
Class	:	III B. Tech II Semester	
Branch	:	ectronics and Communication Engineering	
Academic Year	:	2017–2018	
Course Faculty	:	Prof.V. R. Seshagiri Rao, Professor, ECE, Dr. V. Vijay, Professor, ECE Mr. D Khalandar Basha, Asssciate Professor, ECE Ms. U. Dhanalakshmi, Assistant Professor, ECE	

OBJECTIVES:

To meet the challenge of ensuring excellence in engineering education, the issue of quality needs to be addressed, debated and taken forward in a systematic manner. Accreditation is the principal means of quality assurance in higher education. The major emphasis of accreditation process is to measure the outcomes of the program that is being accredited.

In line with this, Faculty of Institute of Aeronautical Engineering, Hyderabad has taken a lead in incorporating philosophy of outcome based education in the process of problem solving and career development. So, all students of the institute should understand the depth and approach of course to be taught through this question bank, which will enhance learner's learning process.

	ASSIGNMENT-I			
	UNIT-I			
	INTRODUCTION AND BASIC ELECTRICAL PROPPERTIES			
S. No	Questions	Blooms Taxonomy Level	Course Outcome	
1	Explain the fabrication process of twin well CMOS processes with neat sketch.	Understand	1	
2	Compare MOS, CMOS, and Bi-CMOS technologies.	Understand	1	
3	Explain the various kinds of integrated registers and their characteristics.	Understand	1	
4	Explain the various types of IC packages.	Understand	1	
5	Explain the fabrication of PMOS transistor and its substrate fabrication process.	Understand	1	
6	Explain different fabrication process of CMOS transistor.	Understand	1	
7	Consider the nMOS transistor in a 65 nm process with a nominal threshold voltage of 0.3 V and a doping level of 8×10^{17} cm ⁻³ . The body is tied to ground with a substrate contact. How much does the threshold change at room temperature if the source is at 0.6 V instead of 0?	Understand	1	
8	Derive an expression for Ids of an n channel enhancement MOSFET operating in saturation.	Understand	1	

9	Explain the working of Bi-CMOS inverter using appropriate transfer	Understand	1
,	characteristics.	Understand	1
10	Explain the working of CMOS switch with appropriate characteristics.	Understand	1
10	Explain the following	Understand	1
11	a) Threshold voltage	Onderstand	1
	b) Pinch off voltage		
	c) Channel length modulation		
	d) Sub threshold leakage current		
	e) Figure of merit.		
12	Explain body effect of MOSFET.	Understand	1
13	Explain the various forms of pull-ups.	Understand	1
14	Explain what is latch up in CMOS and BiCMOS Susceptibility.	Understand	1
15	Differentiate the parameters of CMOS and Bipolar Technologies.	Understand	1
16	Consider the nMOS transistor in a 65 nm process with a nominal	Understand	1
	threshold voltage of 0.3 V and a doping level of 8×10^{17} cm ⁻³ . The		
	body is tied to ground with a substrate contact. How much does the		
	threshold change at room temperature if the source is at 0.6 V instead		
	of 0?		
17	What is the minimum threshold voltage for which the leakage current	Understand	1
	through an OFF transistor ($V_{gs}=0$) is 10^3 times less than that of a		
	transistor that is barely ON ($V_{gs}=V_t$) at room temperature if n=1.5.		
	One of the advantages of silicon-on insulator (SOI) processes is that		
10	they have smaller n. What threshold is required for SOI if n=1.3.		
18	Consider an nMOS transistor in a 0.6 μ m process with W/L = 4/2 λ	Understand	1
	(i.e., $1.2/0.6 \mu m$). In this process, the gate oxide thickness is 100 A		
	and the mobility of electrons is $350 \text{ cm}^2/\text{V} \cdot \text{s}$. The threshold voltage is 0.7 V . Plot L we V for V = 0.1, 2, 2, 4 and 5 V		
	0.7 V. Plot I _{ds} vs. V _{ds} for V _{gs} =0, 1, 2, 3, 4, and 5 V. UNIT-II		
	VLSI CIRCUIT DESIGN PROCESSES		
		Blooms	
C Ma			
	Questions		Course
S. No	Questions	Taxonomy	Course Outcome
	_	Taxonomy Level	Outcome
5. No	Draw the circuit and layout diagram for the three input AND-OR-	Taxonomy	
1	Draw the circuit and layout diagram for the three input AND-OR-INVERT CMOS gate.	Taxonomy Level Understand	Outcome 1
1	Draw the circuit and layout diagram for the three input AND-OR- INVERT CMOS gate. Discuss the need of stick diagram and explain with an example.	Taxonomy Level Understand Remember	Outcome 1 3
1 2 3	Draw the circuit and layout diagram for the three input AND-OR- INVERT CMOS gate. Discuss the need of stick diagram and explain with an example. Design a stick diagram for NMOS logic for the logic Y=A+B+C.	Taxonomy Level Understand Remember Remember	Outcome 1 3 3
1 2 3 4	Draw the circuit and layout diagram for the three input AND-OR- INVERT CMOS gate. Discuss the need of stick diagram and explain with an example. Design a stick diagram for NMOS logic for the logic Y=A+B+C. Discuss CMOS logic design style. Compare with NMOS design style.	Taxonomy Level Understand Remember Remember Remember Remember	Outcome 1 3 3 3
$ \begin{array}{r} 1\\ \hline 2\\ \hline 3\\ \hline 4\\ \hline 5\\ \end{array} $	Draw the circuit and layout diagram for the three input AND-OR- INVERT CMOS gate. Discuss the need of stick diagram and explain with an example. Design a stick diagram for NMOS logic for the logic Y=A+B+C. Discuss CMOS logic design style. Compare with NMOS design style. Discuss the effect of scaling on Vt.	Taxonomy Level Understand Remember Remember Remember Understand Understand	Outcome 1 3 3 3 3 3 3
1 2 3 4	Draw the circuit and layout diagram for the three input AND-OR- INVERT CMOS gate.Discuss the need of stick diagram and explain with an example.Design a stick diagram for NMOS logic for the logic Y=A+B+C.Discuss CMOS logic design style. Compare with NMOS design style.Discuss the effect of scaling on Vt.Design layout diagram for NMOS inverter.	TaxonomyLevelUnderstandRememberRememberRememberUnderstandUnderstand	Outcome 1 3 3 3
1 2 3 4 5 6	Draw the circuit and layout diagram for the three input AND-OR- INVERT CMOS gate.Discuss the need of stick diagram and explain with an example.Design a stick diagram for NMOS logic for the logic $Y=A+B+C$.Discuss CMOS logic design style. Compare with NMOS design style.Discuss the effect of scaling on Vt.Design layout diagram for NMOS inverter.Sketch a stick diagram for a CMOS gate computing $Y=(A+B+C)\cdot D$	Taxonomy Level Understand Remember Remember Remember Understand Understand	Outcome 1 3 3 3 3 3 3 3 3 3 3 3
$ \begin{array}{r} 1\\ \hline 2\\ \hline 3\\ \hline 4\\ \hline 5\\ \hline 6\\ \end{array} $	Draw the circuit and layout diagram for the three input AND-OR- INVERT CMOS gate.Discuss the need of stick diagram and explain with an example.Design a stick diagram for NMOS logic for the logic $Y=A+B+C$.Discuss CMOS logic design style. Compare with NMOS design style.Discuss the effect of scaling on Vt.Design layout diagram for NMOS inverter.Sketch a stick diagram for a CMOS gate computing $Y=(A+B+C)\cdot D$ and estimate the cell width and height.	TaxonomyLevelUnderstandRememberRememberRememberUnderstandUnderstand	Outcome 1 3 3 3 3 3 3 3 3 3 3
$ \begin{array}{r} 1 \\ 2 \\ 3 \\ 4 \\ 5 \\ 6 \\ 7 \\ 7 \end{array} $	Draw the circuit and layout diagram for the three input AND-OR- INVERT CMOS gate.Discuss the need of stick diagram and explain with an example.Design a stick diagram for NMOS logic for the logic $Y=A+B+C$.Discuss CMOS logic design style. Compare with NMOS design style.Discuss the effect of scaling on Vt.Design layout diagram for NMOS inverter.Sketch a stick diagram for a CMOS gate computing $Y=(A+B+C)\cdot D$	Taxonomy LevelUnderstandRememberRememberRememberUnderstandUnderstandRemember	Outcome 1 3 3 3 3 3 3 3 3 3 3 3 3
$ \begin{array}{r} 1 \\ 2 \\ 3 \\ 4 \\ 5 \\ 6 \\ 7 \\ 7 \end{array} $	Draw the circuit and layout diagram for the three input AND-OR- INVERT CMOS gate.Discuss the need of stick diagram and explain with an example.Design a stick diagram for NMOS logic for the logic $Y=A+B+C$.Discuss CMOS logic design style. Compare with NMOS design style.Discuss the effect of scaling on Vt.Design layout diagram for NMOS inverter.Sketch a stick diagram for a CMOS gate computing $Y=(A+B+C)\cdot D$ and estimate the cell width and height.Design a layout diagram for the CMOS logic shown below	Taxonomy LevelUnderstandRememberRememberRememberUnderstandUnderstandRemember	Outcome 1 3 3 3 3 3 3 3 3 3 3 3 3
1 2 3 4 5 6 7 8	Draw the circuit and layout diagram for the three input AND-OR- INVERT CMOS gate.Discuss the need of stick diagram and explain with an example.Design a stick diagram for NMOS logic for the logic Y=A+B+C.Discuss CMOS logic design style. Compare with NMOS design style.Discuss the effect of scaling on Vt.Design layout diagram for NMOS inverter.Sketch a stick diagram for a CMOS gate computing $Y=(A+B+C)\cdot D$ and estimate the cell width and height.Design a layout diagram for the CMOS logic shown below $Y=((A+B)\cdot C).$	Taxonomy LevelUnderstandRememberRememberRememberUnderstandUnderstandRememberRemember	Outcome 1 3 3 3 3 3 3 3 3 3 3 3 3
$ \begin{array}{r} 1 \\ 2 \\ 3 \\ 4 \\ 5 \\ 6 \\ 7 \\ 8 \\ 8 \end{array} $	Draw the circuit and layout diagram for the three input AND-OR- INVERT CMOS gate.Discuss the need of stick diagram and explain with an example.Design a stick diagram for NMOS logic for the logic $Y=A+B+C$.Discuss CMOS logic design style. Compare with NMOS design style.Discuss the effect of scaling on Vt.Design layout diagram for NMOS inverter.Sketch a stick diagram for a CMOS gate computing $Y=(A+B+C)\cdot D$ and estimate the cell width and height.Design a layout diagram for the CMOS logic shown below $Y=((A+B)\cdot C)$.Design a stick diagram for the CMOS logic shown below $Y=(A+B+C)$.Define scaling. What are the factors to be considered for transistor	Taxonomy LevelUnderstandRememberRememberRememberUnderstandUnderstandRememberRemember	Outcome 1 3 3 3 3 3 3 3 3 3 3 3 3 3
$ \begin{array}{r} 1 \\ 2 \\ 3 \\ 4 \\ 5 \\ 6 \\ 7 \\ 8 \\ 9 \\ 9 \end{array} $	Draw the circuit and layout diagram for the three input AND-OR- INVERT CMOS gate.Discuss the need of stick diagram and explain with an example.Design a stick diagram for NMOS logic for the logic $Y=A+B+C$.Discuss CMOS logic design style. Compare with NMOS design style.Discuss the effect of scaling on Vt.Design layout diagram for NMOS inverter.Sketch a stick diagram for a CMOS gate computing $Y=(A+B+C)\cdot D$ and estimate the cell width and height.Design a layout diagram for the CMOS logic shown below $Y=((A+B)\cdot C)$.Design a stick diagram for the CMOS logic shown below $Y=(A+B+C)$.Define scaling. What are the factors to be considered for transistor scaling?	Taxonomy LevelUnderstandRememberRememberRememberUnderstandUnderstandRememberRememberRememberRememberRemember	Outcome 1 3 3 3 3 3 3 3 3 3 3 3 3 3
$ \begin{array}{c} 1 \\ 2 \\ 3 \\ 4 \\ 5 \\ 6 \\ 7 \\ 8 \\ 9 \\ \end{array} $	Draw the circuit and layout diagram for the three input AND-OR- INVERT CMOS gate.Discuss the need of stick diagram and explain with an example.Design a stick diagram for NMOS logic for the logic $Y=A+B+C$.Discuss CMOS logic design style. Compare with NMOS design style.Discuss the effect of scaling on Vt.Design layout diagram for NMOS inverter.Sketch a stick diagram for a CMOS gate computing $Y=(A+B+C)\cdot D$ and estimate the cell width and height.Design a layout diagram for the CMOS logic shown below $Y=((A+B)\cdot C)$.Design a stick diagram for the CMOS logic shown below $Y=(A+B+C)$.Define scaling. What are the factors to be considered for transistor scaling?UNIT-III	Taxonomy LevelUnderstandRememberRememberRememberUnderstandUnderstandRememberRememberRememberRememberRemember	Outcome 1 3 3 3 3 3 3 3 3 3 3 3 3 3
$ \begin{array}{c} 1 \\ 2 \\ 3 \\ 4 \\ 5 \\ 6 \\ 7 \\ 8 \\ 9 \\ \end{array} $	Draw the circuit and layout diagram for the three input AND-OR- INVERT CMOS gate.Discuss the need of stick diagram and explain with an example.Design a stick diagram for NMOS logic for the logic $Y=A+B+C$.Discuss CMOS logic design style. Compare with NMOS design style.Discuss the effect of scaling on Vt.Design layout diagram for NMOS inverter.Sketch a stick diagram for a CMOS gate computing $Y=(A+B+C)\cdot D$ and estimate the cell width and height.Design a layout diagram for the CMOS logic shown below $Y=((A+B)\cdot C)$.Design a stick diagram for the CMOS logic shown below $Y=(A+B+C)$.Define scaling. What are the factors to be considered for transistor scaling?	Taxonomy LevelUnderstandRememberRememberRememberUnderstandUnderstandRememberRememberRememberRememberRememberRemember	Outcome 1 3 3 3 3 3 3 3 3 3 3 3 3 3
1 2 3 4 5 6 7 8 9 10	Draw the circuit and layout diagram for the three input AND-OR- INVERT CMOS gate.Discuss the need of stick diagram and explain with an example.Design a stick diagram for NMOS logic for the logic $Y=A+B+C$.Discuss CMOS logic design style. Compare with NMOS design style.Discuss the effect of scaling on Vt.Design layout diagram for NMOS inverter.Sketch a stick diagram for a CMOS gate computing $Y=(A+B+C)\cdot D$ and estimate the cell width and height.Design a layout diagram for the CMOS logic shown below $Y=((A+B)\cdot C)$.Design a stick diagram for the CMOS logic shown below $Y=(A+B+C)$.Define scaling. What are the factors to be considered for transistor scaling?UNIT-III GATE LEVEL DESIGN	Taxonomy Level Understand Remember Remember Understand Understand Understand Remember Remember Remember Remember Remember Remember Blooms	Outcome 1 3 3 3 3 3 3 3 3 3 3 3 3
1 2 3 4 5 6 7 8 9	Draw the circuit and layout diagram for the three input AND-OR- INVERT CMOS gate.Discuss the need of stick diagram and explain with an example.Design a stick diagram for NMOS logic for the logic $Y=A+B+C$.Discuss CMOS logic design style. Compare with NMOS design style.Discuss the effect of scaling on Vt.Design layout diagram for NMOS inverter.Sketch a stick diagram for a CMOS gate computing $Y=(A+B+C)\cdot D$ and estimate the cell width and height.Design a layout diagram for the CMOS logic shown below $Y=((A+B)\cdot C)$.Design a stick diagram for the CMOS logic shown below $Y=(A+B+C)$.Define scaling. What are the factors to be considered for transistor scaling?UNIT-III	Taxonomy Level Understand Remember Remember Understand Understand Understand Remember Remember Remember Remember Remember Blooms Taxonomy	Outcome 1 3 3 3 3 3 3 3 3 3 Course
1 2 3 4 5 6 7 8 9 10 S. No	Draw the circuit and layout diagram for the three input AND-OR- INVERT CMOS gate.Discuss the need of stick diagram and explain with an example.Design a stick diagram for NMOS logic for the logic $Y=A+B+C$.Discuss CMOS logic design style. Compare with NMOS design style.Discuss the effect of scaling on Vt.Design layout diagram for NMOS inverter.Sketch a stick diagram for a CMOS gate computing $Y=(A+B+C)\cdot D$ and estimate the cell width and height.Design a layout diagram for the CMOS logic shown below $Y=((A+B)\cdot C)$.Design a stick diagram for the CMOS logic shown below $Y=(A+B+C)$.Define scaling. What are the factors to be considered for transistor scaling?UNIT-III GATE LEVEL DESIGNQuestions	Taxonomy Level Understand Remember Remember Understand Understand Understand Remember Remember Remember Remember Remember Blooms Taxonomy Level	Outcome 1 3 3 3 3 3 3 3 3 3 3 3 3
1 2 3 4 5 6 7 8 9 10	Draw the circuit and layout diagram for the three input AND-OR- INVERT CMOS gate.Discuss the need of stick diagram and explain with an example.Design a stick diagram for NMOS logic for the logic $Y=A+B+C$.Discuss CMOS logic design style. Compare with NMOS design style.Discuss the effect of scaling on Vt.Design layout diagram for NMOS inverter.Sketch a stick diagram for a CMOS gate computing $Y=(A+B+C)\cdot D$ and estimate the cell width and height.Design a layout diagram for the CMOS logic shown below $Y=((A+B)\cdot C)$.Design a stick diagram for the CMOS logic shown below $Y=(A+B+C)$.Define scaling. What are the factors to be considered for transistor scaling?UNIT-III GATE LEVEL DESIGN	Taxonomy Level Understand Remember Remember Understand Understand Understand Remember Remember Remember Remember Remember Blooms Taxonomy	Outcome 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 Course

	performance over that of CMOS logic.		
3	Derive the expression for rise and fall time of CMOS inverter.	Understand	4
5	Comment on the expression derived.	enderstand	
4	Write notes on	Remember	4
•	a. NAND CMOS logic		
	b. Different cascade voltages switch logic.		
5	Realize the function f=AB+CD using,	Understand	4
-	a. CMOS static logic		
	b. Pseudo-nMOS logic. Use only NAND gates.		
6	Write notes on	Remember	4
	a. NOR CMOS logic		
	b. Different cascade voltages switch logic.		
7	Draw the CMOS implementation of 4-to-1 MUX using transmission	Remember	4
	gates.		
8	Realize the function f=ABD+BCD using,		
	a. CMOS static logic		
	Pseudo-nMOS logic. Use only NAND gates.		
9	Explain clocked CMOS logic, domino logic, and n-p CMOS logic.	Understand	4
10	Explain Dynamic CMOS Logic give its advantages and disadvantages.	Remember	4
	ASSIGNMENT-II		
1	Discuss about area capacitance of MOS layers and give area	Understand	4
1	capacitance with suitable examples.	Chiderbuild	
2	Discuss the problem that arises when corporately large capacitance	Understand	4
2	loads are driven by inverters. Explain how super buffers can solve the	enderstand	
	problem.		
3	Discuss about wiring capacitances.	Understand	4
4	Explain about Super Buffer.	Understand	4
5	Explain in detail about choice of layers	Understand	4
6	Explain about Bi CMOS drivers.	Understand	4
7	Design a 2-input multiplexer using CMOS transmission gates.	Remember	4
8	List the logical constraints of layers.	Remember	4
0	UNIT-IV	Remember	<u> </u>
	GATE LEVEL DESIGN		
C N		Blooms	
S No	Questions	Blooms	Course
S. No	Questions	Taxonomy	Course Outcome
		Taxonomy Level	Outcome
1	Design and explain a 6-bit Wallace tree multiplier.	Taxonomy Level Understand	Outcome 5
1 2	Design and explain a 6-bit Wallace tree multiplier. Analyze about barrel shifter.	Taxonomy Level Understand Remember	Outcome 5 5
1	Design and explain a 6-bit Wallace tree multiplier. Analyze about barrel shifter. Implement and explain the working of a ripple carry adder using	Taxonomy Level Understand	Outcome 5
1 2 3	Design and explain a 6-bit Wallace tree multiplier. Analyze about barrel shifter. Implement and explain the working of a ripple carry adder using transmission gates.	TaxonomyLevelUnderstandRememberUnderstand	Outcome 5 5 5
1 2	Design and explain a 6-bit Wallace tree multiplier. Analyze about barrel shifter. Implement and explain the working of a ripple carry adder using transmission gates. What is a zero/one detector? Give two applications of it. Design,	Taxonomy Level Understand Remember	Outcome 5 5
1 2 3	Design and explain a 6-bit Wallace tree multiplier. Analyze about barrel shifter. Implement and explain the working of a ripple carry adder using transmission gates. What is a zero/one detector? Give two applications of it. Design, implement and explain a tree based zero/one detector circuit.	TaxonomyLevelUnderstandRememberUnderstand	Outcome 5 5 5
1 2 3 4	Design and explain a 6-bit Wallace tree multiplier. Analyze about barrel shifter. Implement and explain the working of a ripple carry adder using transmission gates. What is a zero/one detector? Give two applications of it. Design, implement and explain a tree based zero/one detector circuit. Implement using pass gates.	TaxonomyLevelUnderstandRememberUnderstandRemember	Outcome 5 5 5 5 5
1 2 3	Design and explain a 6-bit Wallace tree multiplier. Analyze about barrel shifter. Implement and explain the working of a ripple carry adder using transmission gates. What is a zero/one detector? Give two applications of it. Design, implement and explain a tree based zero/one detector circuit. Implement using pass gates. Draw the logic diagram of zero/one detector and explain its operation	TaxonomyLevelUnderstandRememberUnderstand	Outcome 5 5 5
$ \frac{1}{2} 3 4 5 $	Design and explain a 6-bit Wallace tree multiplier. Analyze about barrel shifter. Implement and explain the working of a ripple carry adder using transmission gates. What is a zero/one detector? Give two applications of it. Design, implement and explain a tree based zero/one detector circuit. Implement using pass gates. Draw the logic diagram of zero/one detector and explain its operation with the help of stick diagram.	Taxonomy Level Understand Remember Understand Remember Remember Remember	Outcome 5 5 5 5 5 5
1 2 3 4	Design and explain a 6-bit Wallace tree multiplier.Analyze about barrel shifter.Implement and explain the working of a ripple carry adder using transmission gates.What is a zero/one detector? Give two applications of it. Design, implement and explain a tree based zero/one detector circuit.Implement using pass gates.Draw the logic diagram of zero/one detector and explain its operation with the help of stick diagram.Draw the schematic and explain the principle and operation of Array	TaxonomyLevelUnderstandRememberUnderstandRemember	Outcome 5 5 5 5 5
$ \frac{1}{2} 3 4 5 6 $	Design and explain a 6-bit Wallace tree multiplier. Analyze about barrel shifter. Implement and explain the working of a ripple carry adder using transmission gates. What is a zero/one detector? Give two applications of it. Design, implement and explain a tree based zero/one detector circuit. Implement using pass gates. Draw the logic diagram of zero/one detector and explain its operation with the help of stick diagram. Draw the schematic and explain the principle and operation of Array Multiplier.	Taxonomy Level Understand Remember Understand Remember Remember Remember Remember Remember	Outcome 5 5 5 5 5 5 5 5 5
$ \frac{1}{2} 3 4 5 6 7 7 $	Design and explain a 6-bit Wallace tree multiplier. Analyze about barrel shifter. Implement and explain the working of a ripple carry adder using transmission gates. What is a zero/one detector? Give two applications of it. Design, implement and explain a tree based zero/one detector circuit. Implement using pass gates. Draw the logic diagram of zero/one detector and explain its operation with the help of stick diagram. Draw the schematic and explain the principle and operation of Array Multiplier. Explain the carry look ahead Adder.	Taxonomy Level Understand Remember Understand Remember Remember Remember Understand Understand Understand Understand Understand Understand Understand Understand	Outcome 5 5 5 5 5 5 5 5 5 5 5 5 5
$ \frac{1}{2} 3 4 5 6 $	Design and explain a 6-bit Wallace tree multiplier.Analyze about barrel shifter.Implement and explain the working of a ripple carry adder using transmission gates.What is a zero/one detector? Give two applications of it. Design, implement and explain a tree based zero/one detector circuit. Implement using pass gates.Draw the logic diagram of zero/one detector and explain its operation with the help of stick diagram.Draw the schematic and explain the principle and operation of Array Multiplier.Explain the carry look ahead Adder.Explain the design hierarchies and bring out which kind of approach is	Taxonomy Level Understand Remember Understand Remember Remember Remember Remember Remember	Outcome 5 5 5 5 5 5 5 5 5
$ \begin{array}{r} 1 \\ 2 \\ 3 \\ 4 \end{array} $ $ 5 \\ 6 \\ \overline{7} \\ 8 \end{array} $	Design and explain a 6-bit Wallace tree multiplier.Analyze about barrel shifter.Implement and explain the working of a ripple carry adder using transmission gates.What is a zero/one detector? Give two applications of it. Design, implement and explain a tree based zero/one detector circuit.Implement using pass gates.Draw the logic diagram of zero/one detector and explain its operation with the help of stick diagram.Draw the schematic and explain the principle and operation of Array Multiplier.Explain the carry look ahead Adder.Explain the design hierarchies and bring out which kind of approach is better to adopt for system design.	Taxonomy Level Understand Remember Understand Remember Remember Understand Understand Understand Understand Understand Understand Understand Understand	Outcome 5 5 5 5 5 5 5 5 5 5 5 5 5
$ \begin{array}{r} 1 \\ 2 \\ 3 \\ 4 \end{array} $ $ 5 \\ 6 \\ 7 \\ 8 \\ 9 \end{array} $	Design and explain a 6-bit Wallace tree multiplier.Analyze about barrel shifter.Implement and explain the working of a ripple carry adder using transmission gates.What is a zero/one detector? Give two applications of it. Design, implement and explain a tree based zero/one detector circuit.Implement using pass gates.Draw the logic diagram of zero/one detector and explain its operation with the help of stick diagram.Draw the schematic and explain the principle and operation of Array Multiplier.Explain the carry look ahead Adder.Explain the design hierarchies and bring out which kind of approach is better to adopt for system design.Describe briefly n-bit parallel adder.	Taxonomy Level Understand Remember Understand Remember Remember Understand Understand Understand Understand Understand Understand Understand Understand Understand	Outcome 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5
	Design and explain a 6-bit Wallace tree multiplier.Analyze about barrel shifter.Implement and explain the working of a ripple carry adder using transmission gates.What is a zero/one detector? Give two applications of it. Design, implement and explain a tree based zero/one detector circuit.Implement using pass gates.Draw the logic diagram of zero/one detector and explain its operation with the help of stick diagram.Draw the schematic and explain the principle and operation of Array Multiplier.Explain the carry look ahead Adder.Explain the design hierarchies and bring out which kind of approach is better to adopt for system design.	Taxonomy Level Understand Remember Understand Remember Remember Understand Understand Understand Understand Understand Understand Understand Understand	Outcome 5 5 5 5 5 5 5 5 5 5 5 5 5

12	Explain the divided word line architecture of RAM.	Understand	6
12	Explain about NAND based ROM design.	Understand	6
13	Explain about NOR based ROM design.	Understand	6
15	Explain the principle of a DRAM cell.	Understand	6
16	Give the schematic of a DRAM and explain how READ and WRITE	Remember	6
17	operations are carried out. What is content addressable memory and give any one application of	Understand	6
	it.		
18	What are the advantages of SRAM and DRAMs compare them in all respects.	Remember	6
19	What are the different types of serial access memories?	Remember	6
20	Discuss in detail about classification of memory arrays.	Remember	6
	UNIT-V DATA PAT SUB SYSTEMS		1
S. No	Questions	Blooms Taxonomy Level	Course Outcome
1	Compare FPGA and CPLD.	Remember	8
2	Explain the I/O control block of CPLD.	Understand	8
3	Draw the typical architecture of PLA and explain its operation.	Understand	7
4	Implement JK flip-flop by using PLA.	Understand	7
5	Discuss the different methods of programming of PALs.	Understand	7
6	Distinguish PLAs, PALs, CPLDs, FPGAs, and standard cells in all respects.	Remember	7
7	Explain about the principle and operation of FPGAs. What are its applications?	Understand	8
8	Draw the schematic for PLA and explain the principle. What are the advantages of PLAs?	Remember	7
9	Explain the structure and principle of PAL.	Understand	7
10	Draw the schematic and examine how Full Adder can be implemented using PLA's.	Remember	7
11	Explain about configurable FPGA based I/O blocks.	Understand	8
12	Explain the terms controllability and observability with a suitable example.	Remember	8
13	Explain the architecture of JTAG.	Remember	8
14	What is fault simulation? Explain briefly fault models. Explain the	Understand	8
15	various stuck at fault models with suitable examples. Demonstrate about BIST in detail. List the advantages of it.	Understand	8
16	Categories of the various DFT techniques and explain them each.	Understand	8
10	Discuss about signature analysis in Testing. Explain with an example.	Remember	8
18	Explain about Memory-self Test with the help of a schematic.	Understand	9
10	Analyze the issues to be considered while implementing BIST and	Remember	9
17	explain each.	Remember	,
20	Explain how layout design can be done for improving testability.	Understand	9
21	Explain about different fault models in VLSI testing with examples.	Remember	9
22	Analyze any TWO a) DFT b) BIST c) Boundary scan Testing	Remember	10
23	Discuss scan-based test techniques.	Understand	10
23	Explain Ad-Hoc testing and chip level test techniques.	Remember	10
<u>~</u>			
25	Explain self-test techniques.	Understand	10

a) Fault grading & fault	
b) Simulation Delay fault testing	
c) Statistical fault analysis.	

Pepared by:

Prof.V. R. Seshagiri Rao, Professor, ECE, Dr. V. Vijay, Professor, ECE Mr. D Khalandar Basha, Asssciate Professor, ECE Ms. U. Dhanalakshmi, Assistant Professor, ECE

HOD,ECE