

# ANALOG AND PULSE CIRCUITS LABORATORY

## LAB MANUAL

Academic Year : 2019 – 2020  
Subject Code : AECB15  
Regulations : R18  
Class : IV Semester  
Branch : ECE

Prepared by

**Ms. K S Indrani**  
**Assistant Professor, ECE**



**Department of Electronics & Communication Engineering**  
**INSTITUTE OF AERONAUTICAL ENGINEERING**  
(Autonomous)  
Dundigal, Hyderabad – 500 043



# INSTITUTE OF AERONAUTICAL ENGINEERING

(Autonomous)

Dundigal, Hyderabad – 500 043

## Electronics & Communication Engineering

### *Vision*

To produce professionally competent Electronics and Communication Engineers capable of effectively and efficiently addressing the technical challenges with social responsibility.

### *Mission*

The mission of the Department is to provide an academic environment that will ensure high quality education, training and research by keeping the students abreast of latest developments in the field of Electronics and Communication Engineering aimed at promoting employability, leadership qualities with humanity, ethics, research aptitude and team spirit.

### *Quality Policy*

Our policy is to nurture and build diligent and dedicated community of engineers providing a professional and unprejudiced environment, thus justifying the purpose of teaching and satisfying the stake holders.

A team of well qualified and experienced professionals ensure quality education with its practical application in all areas of the Institute.

### *Philosophy*

The essence of learning lies in pursuing the truth that liberates one from the darkness of ignorance and Institute of Aeronautical Engineering firmly believes that education is for liberation.

Contained therein is the notion that engineering education includes all fields of science that plays a pivotal role in the development of world-wide community contributing to the progress of civilization. This institute, adhering to the above understanding, is committed to the development of science and technology in congruence with the natural environs. It lays great emphasis on intensive research and education that blends professional skills and high moral standards with a sense of individuality and humanity. We thus promote ties with local communities and encourage transnational interactions in order to be socially accountable. This accelerates the process of transfiguring the students into complete human beings making the learning process relevant to life, instilling in them a sense of courtesy and responsibility.



# INSTITUTE OF AERONAUTICAL ENGINEERING

(Autonomous)

Dundigal, Hyderabad – 500 043

## Electronics & Communication Engineering

Program Outcomes	
PO1	An ability to apply knowledge of basic sciences, mathematical skills, engineering and technology to solve complex electronics and communication engineering problems
PO2	An ability to identify, formulate and analyze engineering problems using knowledge of Basic Mathematics and Engineering Sciences
PO3	An ability to provide solution and to design Electronics and Communication Systems as per social needs
PO4	An ability to investigate the problems in Electronics and Communication field and develop suitable solutions.
PO5	An ability to use latest hardware and software tools to solve complex engineering problems
PO6	An ability to apply knowledge of contemporary issues like health, Safety and legal which influences engineering design
PO7	An ability to have awareness on society and environment for sustainable solutions to Electronics and Communication Engineering problems
PO8	An ability to demonstrate understanding of professional and ethical responsibilities
PO9	An ability to work efficiently as an individual and in multidisciplinary teams
PO10	An ability to communicate effectively and efficiently both in verbal and written form
PO11	An ability to develop confidence to pursue higher education and for life-long learning
PO12	An ability to design, implement and manage the electronic projects for real world applications with optimum financial resources
Program Specific Outcomes	
PSO1	<b>Professional Skills:</b> The ability to research, understand and implement computer programs in the areas related to algorithms, system software, multimedia, web design, big data analytics, and networking for efficient analysis and design of computer-based systems of varying complexity.
PSO2	<b>Problem-Solving Skills:</b> The ability to apply standard practices and strategies in software project development using open-ended programming environments to deliver a quality product for business success.
PSO3	<b>Successful Career and Entrepreneurship:</b> The ability to employ modern computer languages, environments, and platforms in creating innovative career paths, to be an entrepreneur, and a zest for higher studies.



# INSTITUTE OF AERONAUTICAL ENGINEERING

(Autonomous)  
Dundigal, Hyderabad – 500 043

## ATTAINMENT OF PROGRAM OUTCOMES & PROGRAM SPECIFIC OUTCOMES

S. No.	Experiment	Program Outcomes Attained	Program Specific Outcomes Attained
1	BASIC AMPLIFIERS	PO 1	PSO 1
2	TWO STAGE RC COUPLED AMPLIFIER	PO 1 PO 12	
3	FEEDBACK AMPLIFIERS	PO 1	PSO1
4	RC PHASE SHIFT OSCILLATOR USING TRANSISTOR	PO 1 PO 2	PSO1
5	COLPITTS AND HARTLEY OSCILLATORS	PO 2	PSO1
6	POWER AMPLIFIERS	PO 2 PO 3	
7	SINGLE TUNED AMPLIFIERS	PO 1 PO 12	PSO1
8	LINEAR WAVESHAPING	PO 1 PO 2	
9	NON-LINEAR WAVESHAPING	PO 1 PO3	PSO1
10	MULTIVIBRATORS ASTABLE	PO1 PO2	
11	MULTIVIBRATORS BISTABLE	PO1 PO3	PSO1
12	SCHMIT TRIGGER	PO1	
13	COMPARATOR	PO1	PSO1
14	TRANSISTOR AS A SWITCH	PO1	



# INSTITUTE OF AERONAUTICAL ENGINEERING

(Autonomous)

Dundigal, Hyderabad - 500 043

## *Certificate*

*This is to Certify that it is a bonafied record of Practical work done by Sri/Kum. \_\_\_\_\_ bearing the Roll No. \_\_\_\_\_ of \_\_\_\_\_ Class \_\_\_\_\_ Branch in the \_\_\_\_\_ laboratory during the Academic year \_\_\_\_\_ under our supervision.*

**Head of the Department**

**Lecture In-Charge**

**External Examiner**

**Internal Examiner**



# **INSTITUTE OF AERONAUTICAL ENGINEERING**

(Autonomous)  
Dundigal, Hyderabad – 500 043

## **Electronics and Communication Engineering**

This laboratory course builds on the lecture course "Electronic circuit analysis" and "pulse and digital circuits" which is mandatory for all students of electronics and communication engineering. The course aims at practical experience with the characteristics and theoretical principles of linear and non linear devices and pulse circuits.

### **OBJECTIVE**

1. Simulate and analyze multistage amplifiers, power amplifier and tuned amplifier.
2. Demonstrate the principles of feedback amplifiers and oscillators through simulation.
3. Implementation of circuits for linear and non-linear wave shaping
4. Analyze the characteristics of different multivibrators.

### **COURSE OUT COMES**

1. Analyze and Design various amplifiers like multistage, basic CE and CB amplifiers.
2. Analyze and Design various amplifiers like power and tuned amplifiers.
3. Analyze and Design of oscillators for various frequencies.
4. Analyze the diode and transistor applications.
5. Create timing circuits using multivibrators.



# INSTITUTE OF AERONAUTICAL ENGINEERING

(Autonomous)  
Dundigal, Hyderabad – 500 043

## Electronics & Communication Engineering

### INSTRUCTIONS TO THE STUDENTS

1. Students are required to attend all labs.
2. Students should work individually in the hardware and software laboratories.
3. Students have to bring the lab manual cum observation book, record etc along with them whenever they come for lab work.
4. Should take only the lab manual, calculator (if needed) and a pen or pencil to the work area.
5. Should learn the pre lab questions. Read through the lab experiment to familiarize themselves with the components and assembly sequence.
6. Should utilize 3 hour's time properly to perform the experiment and to record the readings. Do the calculations, draw the graphs and take signature from the instructor.
7. If the experiment is not completed in the stipulated time, the pending work has to be carried out in the leisure hours or extended hours.
8. Should submit the completed record book according to the deadlines set up by the instructor.
9. For practical subjects there shall be a continuous evaluation during the semester for 30 sessional marks and 70 end examination marks.
10. Out of 30 internal marks, 20 marks shall be awarded for day-to-day work and 10 marks to be awarded by conducting an internal laboratory test.



# INSTITUTE OF AERONAUTICAL ENGINEERING

(Autonomous)

Dundigal, Hyderabad – 500 043

## ANALOG AND PULSE CIRCUITS LABORATORY LAB SYLLABUS

### Recommended Systems/Software Requirements:

Intel based desktop PC with minimum of 166 MHZ or faster processor with at least 64 MB RAM and 100MB free disk space. Multisim software, Electronic components, Analog Discovery Kits, Digilint Software.

S.No.	List of Experiments	Page No.	Date	Remarks
1.	Basic Amplifiers	9		
2.	Two Stage Rc Coupled Amplifier	14		
3.	Feedback Amplifiers	18		
4.	Rc Phase Shift Oscillator Using Transistor	23		
5.	Colpitts And Hartley Oscillators	28		
6.	Power Amplifiers	32		
7.	Single Tuned Amplifiers	40		
8.	Linear Waveshaping	48		
9.	Non-Linear Waveshaping	58		
10.	Multivibrators Astable	66		
11.	Multivibrators Bistable	69		
12.	Schmit Trigger	72		
13.	Comparator	75		
14.	Transistor As A Switch	77		

---

## EXPERIMENT NO: 1

### BASIC AMPLIFIER

---

**AIM:**

To plot the frequency response of CE amplifier and calculate gain bandwidth.

**SOFTWARE REQUIRED:**

MultiSim Analog Devices Edition 13.0

**COMPONENTS & EQUIPMENTS REQUIRED:**

S.No	Apparatus	Range/ Rating	Quantity (in No.s)
1	CE Amplifier trainer Board with		
	DC power supply	12V	1
	DC power supply	5V	1
	NPN transistor	BC 107	1
	Carbon film	100K $\Omega$ , 1/2W	1
	resistor	2.2K $\Omega$ , 1/2W	1
	(e) Carbon film resistor	0.1 $\mu$ F	2
	(f) Capacitor.		
2	Cathode Ray Oscilloscope.	(0-20)MHz	1
3	Function Generator.	0.1 Hz-10 MHz	1
4	BNC Connector		2
5	Connecting Wires	5A	5

**THEORY:**

The CE amplifier provides high gain & wide frequency response. The emitter lead is common to both input and output circuits and is grounded. The emitter base is forward biased. The collector current is controlled by the base current rather than emitter current. The input signal is applied to base terminal of the transistor and amplifier output is taken across collector terminal. A very small change in base current produces a much larger change in collector current. Frequency response of an amplifier is defined as the variation of gain with respective frequency. The gain of the amplifier increases as the frequency increases from zero till it becomes maximum at lower cut-off


frequency and remains constant till higher cut-off frequency and then it falls again as the frequency increases.

At low frequencies the reactance of coupling capacitor CC is quite high and hence very small part of signal will pass through from one stage to the next stage.


At high frequencies the reactance of inter electrode capacitance is very small and behaves as a short circuit. This increases the loading effect on next stage and service to reduce the voltage gain due to these reasons the voltage gain drops at high frequencies.

At mid frequencies the effect of coupling capacitors is negligible and acts like short circuit, where as inter electrode capacitors acts like open circuit. So, the circuit becomes resistive at mid frequencies and the voltage gain remains constant during this range.

### CIRCUIT DIAGRAM:




### CE AMPLIFIER



### CB AMPLIFIER

#### EXPECTED GRAPH:



#### PROCEDURE:

1. Connect the circuit diagram as shown in figure.
2. Adjust input signal amplitude in the function generator and observe an amplified voltage at the output without distortion.
3. By keeping input signal voltages at 50mV, vary the input signal frequency from 0 to 1MHz in steps as shown in tabular column and note the corresponding output voltages.
4. Save the circuit and simulate.
5. Calculate the maximum gain and bandwidth using bode plotter. Compare the values with the practical circuit values.

**PRECAUTIONS:**

1. Check whether the connections are made properly or not.

**OBSERVATIONS:**

Input voltage:  $V_i = 50\text{mV}$

Frequency (in Hz)	Gain (in dB) = $20 \log_{10} V_o / V_i$
20	
600	
1K	
2K	
4K	
8K	
10K	
20K	
30K	
40K	
50K	
60K	
80K	
100K	
250K	
500K	
750K	
1000K	

## **CALCULATIONS**

### **PRE LAB QUESTIONS**

1. What are the advantages and disadvantages of single-stage amplifiers?
2. Why gain falls at HF and LF?
3. Why the gain remains constant at MF?

### **POST LAB QUESTIONS**

1. Explain the function of emitter bypass capacitor,  $C_e$ ?
2. How the band width will effect as more number of stages are cascaded?
3. Define frequency response?
- 4 What is the phase difference between input and output waveforms of a CE amplifier?
- 5 What is early effect?

### **RESULT:**

Frequency response of CE amplifier is plotted.

Gain,  $A_v =$  \_\_\_\_\_ dB.

Bandwidth=  $f_H - f_L =$  \_\_\_\_\_ Hz.

## EXPERIMENT NO- 2

### TWO STAGE RC COUPLED AMPLIFIER

#### AIM:

1. To plot the frequency response of a RC coupled amplifier with a pair of shunted emitter capacitors of  $10\mu\text{F}$  and  $100\mu\text{F}$ .
2. To calculate gain.
3. To calculate bandwidth.

#### SOFTWARE REQUIRED:

MultiSim Analog Devices Edition 13.0

#### COMPONENTS & EQUIPMENT REQUIRED:


S.No	Device	Range/ Rating	Quantity (in No.s)
1	Trainer Board containing a) DC Supply voltage. b) NPN Transistor. c) Resistors.  d) Capacitors.	12 V BC 107 47 $\text{K}\Omega$ 2.2 $\text{K}\Omega$ 1 $\text{K}\Omega$ 10 $\text{K}\Omega$ 100 $\mu\text{F}$ 10 $\mu\text{F}$ .	1 2 2 2 5 2 6
2	Bode Plotter		1
3	Function Generator.	0.1 Hz-10 MHz	1

#### THEORY:

As the gain provided by a single stage amplifier is usually not sufficient to drive the load, so to achieve extra gain multi-stage amplifier are used. In multi-stage amplifiers output of one-stage is coupled to the input of the next stage. The coupling of one stage to another is done with the help of some coupling devices. If it is coupled by RC then the amplifier is called RC-coupled amplifier.


Frequency response of an amplifier is defined as the variation of gain with respective frequency. The gain of the amplifier increases as the frequency increases from zero till it becomes maximum at lower cut-off frequency and remains constant till higher cut-off frequency and then it falls again as the frequency increases. At low frequencies the reactance of coupling capacitor CC is quite high and hence very small part of signal will pass through from one stage to the next stage. At high frequencies the reactance of inter electrode capacitance is very small and behaves as a short circuit. This increases the loading effect on next stage and service to reduce the voltage gain due to these reasons the voltage gain drops at high frequencies. At mid frequencies the effect of coupling capacitors is negligible and acts like short circuit, where as inter electrode capacitors acts like open circuit. So, the circuit becomes resistive at mid frequencies and the voltage gain remains constant during this range.

## CIRCUIT DIAGRAM



**TWO STAGE RC COUPLED AMPLIFIER**

## EXPECTED GRAPH:



**PROCEDURE:**

1. Connect the circuit as shown in figure for 10  $\mu\text{F}$ .
2. Adjust input signal amplitude in the function generator and observe an amplified voltage at the output without distortion.
3. By keeping input signal voltage, say at 50 mV, vary the input signal frequency from 0-1 MHz as shown in tabular column and note the corresponding output voltage.
4. Save the circuit and simulate.
5. Calculate the maximum gain and bandwidth using Bode plotter. Compare the values with the practical circuit values.
6. Repeat the same procedure for  $C=100\mu\text{F}$ .

**PRECAUTIONS:**

Check whether the connections are made properly or not.

**TABULAR FORM:**

$$V_{\text{in}} = 50 \text{ mV}$$

S.No	C=10 $\mu\text{F}$		C=100 $\mu\text{F}$	
	Frequency (in Hz)	Gain(dB) $20 \log(V_o / V_i)$	Frequency (in Hz)	Gain(dB) $20 \log(V_o / V_i)$
1	100			
2	200			
3	400			
4	800			
5	1K			
6	2K			
7	4K			
8	8K			
9	10K			
10	20K			
11	40K			
12	80K			
13	100K			

14	200K			
15	300K			
16	500K			
17	700K			
18	900K			
19	1M			

### **CALCULATIONS**

1. For  $C=10\ \mu\text{F}$ ,

Gain=

Bandwidth  $=f_H - f_L =$

2. For  $C=100\mu\text{F}$

Gain=

Bandwidth  $=f_H - f_L =$

### **PRELAB QUESTIONS**

1. What is the need for Cascading?
2. What are the types of Coupling Schemes for Cascading?

### **POSTLAB QUESTIONS**

1. What are the advantages of RC coupling
2. What is the effect of bypass Capacitor on frequency response
3. What is the effect of Coupling Capacitors

**RESULT:**

---

Hence, the frequency Response of RC coupled (2 stage) amplifier for  $10\mu\text{F}$  and  $100\ \mu\text{F}$  is plotted.

---

## EXPERIMENT NO-3

### SINGLE TUNED VOLTAGE AMPLIFIER

#### AIM:

To study & plot the frequency response of a Single Tuned voltage amplifier.

1. To find the resonant frequency.
2. To calculate gain and bandwidth.

#### SOFTWARE REQUIRED:

MultiSim Analog Devices Edition 13.0


#### COMPONENTS & EQUIPMENT REQUIRED:

S.No	Apparatus	Range/ Rating	Quantity (in No.s)
1.	Trainer Board containing		
	a) DC Supply voltage.	12 V	1
	b) NPN Transistor.	BC 107	1
	c) Resistors.	47 K $\Omega$	1
		150 $\Omega$	1
		1 K $\Omega$	1
		10 K $\Omega$	2
	d) Capacitor.	10uF	2
		22 uF.	1
		0.022 uF.	1
		0.033 F.	1
	e) Inductor.	1mH	1
2.	Cathode Ray Oscilloscope.	(0-20)MHz	1
3.	Function Generator.	0.1 Hz-10MHz	1
4.	BNC Connector		2
5.	Connecting Wires	5A	5

## THEORY:


Tuned amplifiers are amplifiers involving a resonant circuit, and are intended for selective amplification within a narrow band of frequencies. Radio and TV amplifiers employ tuned amplifiers to select one broadcast channel from among the many concurrently induced in an antenna or transmitted through a cable. Selected aspects of tuned amplifiers are reviewed in this note. Parallel Resonant Circuit

An idealized parallel resonant circuit, i.e. one described by idealized circuit elements, is drawn below.




input impedance of this configuration, shown below the circuit diagram, is readily obtained. A modest algebraic restatement in convenient form also is shown. The significance of the definitions of the 'quality factor'  $Q$  and the resonant frequency  $\omega_0$  will become clear from the discussion. The influence of the  $Q$  parameter on the tuned-circuit impedance for several values of  $Q$  is plotted below for a normalized response.

## CIRCUIT DIAGRAM:



**EXPECTED WAVEFORM:**



**TABULAR COLUMN :**

C=0.022μF Vin = 50 mV					C== 0.033μF Vin = 50 mV			
S.No	Frequency (in Hz)	V <sub>o</sub> (V)	Gain A = V <sub>o</sub> / V <sub>i</sub>	Gain(dB) 20 log(V <sub>o</sub> / V <sub>i</sub> )	Frequency (in Hz)	V <sub>o</sub> (V)	Gain A = V <sub>o</sub> / V <sub>i</sub>	Gain(dB) 20 log(V <sub>o</sub> / V <sub>i</sub> )
1	100							
2	200							
3	400							
4	800							
5	1K							
6	2K							
7	4K							
8	8K							

9	10K							
10	20K							
11	40K							
12	80K							
13	100K							
14	200K							

### PROCEDURE:

1. Connect the circuit as shown in figure.
2. Connect the  $0.022\mu\text{F}$  capacitor
3. Adjust input signal amplitude in the function generator and observe an amplified voltage at the output without distortion.
4. By keeping input signal voltage, say at 50 mV, vary the input signal frequency from 0-100KHz as shown in tabular column and note the corresponding output voltage.
5. Repeat the same procedure for  $0.033\mu\text{F}$  capacitor.
6. Plot the graph: gain (Vs) frequency.
7. Calculate the  $f_1$  and  $f_2$  and bandwidth.
8. Compare the resonant frequency with theoretical value in both the cases.

### PRECAUTIONS: -

1. No loose contacts at the junctions.
2. Check the connections before giving the power supply
3. Observations should be taken carefully.

### **PRE LAB QUESTIONS:**

1. What is the purpose of tuned amplifier?
2. What is Quality factor?
3. Why should we prefer parallel resonant circuit in tuned amplifier.
4. What type of tuning we need to increase gain and bandwidth.?
5. What are the limitations of single tuned amplifier?
6. What is meant by Stagger tuning?
7. What is the conduction angle of an tuned amplifier if it is operated in class B mode?

### **PRE LAB QUESTIONS:**

1. What are the applications of tuned amplifier
2. What are the different types of tuned circuits ?
3. State relation between resonant frequency and bandwidth of a Tuned amplifier.
4. Differentiate between Narrow band and Wideband tuned amplifiers ?
5. Calculate bandwidth of a Tuned amplifier whose resonant frequency is 15KHz and Q-factor is 100.
6. Specify the applications of Tuned amplifiers.

### **RESULT:**

Frequency response of RF Tuned voltage amplifier is plotted.

For  $0.022\mu\text{F}$ ,                      gain = \_\_\_\_\_ dB                      Bandwidth= \_\_\_\_\_

For  $0.033\mu\text{F}$ ,                      gain = \_\_\_\_\_ dB                      Bandwidth= \_\_\_\_\_

## EXPERIMENT NO-4

### FEEDBACK AMPLIFIER

#### AIM:

To study and plot the frequency response of a current shunt and voltage series feedback amplifier.

#### SOFTWARE REQUIRED:

MultiSim Analog Devices Edition 13.0

#### COMPONENTS & EQUIPMENT REQUIRED:


S.No	Apparatus	Range/ Rating	Quantity (in No.s)
1.	a) DC Supply voltage.	12 V	1
	b) NPN Transistor.	BC 107	2
	c) Resistors.	47k $\Omega$	2
		2.2K $\Omega$	2
		10k $\Omega$	1
		1k	2
		0.1 $\mu$ F.	1
	d) Capacitor.	22 $\mu$ F.	3
3.	Bode plotter		1
4.	Function Generator.	0.1 Hz-10 MHz	1

#### THEORY:


Feedback plays a very important role in electronic circuits and the basic parameters, such as input impedance, output impedance, current and voltage gain and bandwidth, may be altered considerably by the use of feedback for a given amplifier. A portion of the output signal is taken from the output of the amplifier and is combined with the normal input signal and

thereby the feedback is accomplished. There are two types of feedback. They are i) Positive feedback and ii) Negative feedback. Negative feedback helps to increase the bandwidth, decrease gain, distortion, and noise, modify input and output resistances as desired. A current shunt feedback amplifier circuit is illustrated in the figure. It is called a series-derived, shunt-fed feedback. The shunt connection at the input reduces the input resistance and the series connection at the output increases the output resistance. This is a true current amplifier.

### CIRCUIT DIAGRAM:




Current shunt (with out capacitor)



Current shunt (with capacitor)

**EXPECTED GRAPH:**



**TABULAR FORM:**

Input voltage = 50mv

Voltage series feedback			Current shunt (without capacitor)		Current shunt(with capacitor)	
Frequency (Hz)	Out put	gain	Output	gain	Output	Gain
20						
40						
60						
100						
200						
400						
600						
800						
1k						
2k						
5k						
8k						
10k						
20k						
40k						
60k						
100k						
400k						
600k						
800k						
1M						

**PROCEDURE:**

1. Connect the circuit as shown in figure
2. Adjust input signal amplitude in the function generator and observe an amplified

voltage at the output without distortion.

3. By keeping input signal voltage, say at 50 mV, vary the input signal frequency from 0-1 MHz as shown in tabular column and note the corresponding output voltage.
4. Save the circuit and simulate.
5. For current shunt feedback amplifier with shunt capacitor (with and without capacitor) voltage series feedback amplifier (with and without feedback resistance). Repeat the above procedure.
6. Calculate the maximum gain and bandwidth using Bode plotter. Compare the values with the practical circuit values

**PRECAUTIONS:**

1. No loose contacts at the junctions.
2. Check the connections before giving the power supply
3. Observations should be taken carefully.

**RESULT:**

Frequency responses for voltage series (with and without feedback amplifier),

Frequency responses current shunt (with and without capacitor are plotted)

## EXPERIMENT NO-5

### RC PHASE SHIFT OSCILLATOR USING TRANSISTOR

#### AIM:

To find practical frequency of RC phase shift oscillator and to compare it with theoretical frequency for  $R=10K\Omega$  and  $C = 0.01\mu F$ ,  $0.0022\mu F$  &  $0.0033\mu F$  respectively

#### SOFTWARE REQUIRED:

MultiSim Analog Devices Edition 13.0

#### COMPONENTS AND EQUIPMENTS REQUIRED:

S.No	Device	Range/ Rating	Quantity (in No.s)
1	RC phase shift oscillator trainer board containing a) DC supply voltage b) Capacitor  c) Resistor  d) NPN Transistor	12V-----	1
		1000 $\mu F$ -----	1
		0.047 $\mu F$ -----	1
		0.01 $\mu F$ -----	3
		0.0022 $\mu F$ -----	3
		0.0033 $\mu F$ ----	3
		1K $\Omega$ -----	1
		10K $\Omega$ -----	4
		47K $\Omega$ -----	1
		100K $\Omega$ -----	1
		BC 107-----	1
2	CRO		1


#### THEORY:

RC – phase shift oscillator has a CE amplifier followed by three sections of RC phase shift feedback networks. The output of the last stage is return to the input of the amplifier.the values of R and C are chosen such that the phase shift of each RC section is 600.thus,the RC ladder network produces a total phase shift of 1800 between its input and output voltage for the given frequencies since CE amplifier produces 1800 phase shift the total phase shift from

the base of the transistor around the circuit and back to the transistor will be exactly 360° or 0°. The frequency of oscillation is given by


$$F = \frac{1}{2\pi RC\sqrt{6}}$$

### CIRCUIT DIAGRAM:



### RC PHASE SHIFT OSCILLATOR

### EXPECTED WAVEFORM:



### PROCEDURE:

1. Connect the circuit as shown in figure.
2. Connect the 0.0022  $\mu\text{F}$  capacitors in the circuit and observe the waveform.
3. Save the circuit and simulate.
4. Calculate the time period and frequency of the resultant wave form. Compare the values with the practical circuit values
5. Repeat the same procedure for  $C=0.033 \mu\text{F}$  and  $0.01\mu\text{F}$  and calculate the frequency and tabulate as shown.
6. Find theoretical frequency from the formula  $f = 1/2\pi RC\sqrt{6}$  and compare theoretical and practical frequencies.

### PRECAUTIONS:

1. No loose contacts at the junctions.
2. Check the connections before giving the power supply
3. Observations should be taken carefully.

### OBSERVATIONS:

S.No	C ( $\mu\text{F}$ )	R ( $\Omega$ )	Theoretical Frequency (KHz)	Practical Frequency (KHz)	$V_o$ (p-p) (Volts)
1	0.0022	10K			
2	0.0033	10K			
3	0.01	10K			

### CALCULATIONS

#### PRE LAB QUESTIONS

1. What is the frequency of RC phase shift oscillator?
2. What is a phase shift oscillator?
3. Why RC oscillators cannot generate high frequency oscillations?
4. What are the applications of RC phase shift oscillators?

## POST LAB QUESTIONS

1. What phase shift does RC phase shift oscillator produce?
2. Why we need a phase shift between input and output signal?
3. How is phase angle determined in RC phase shift oscillator?
4. How can we get a maximum phase angle of 90 degrees in RC phase shift oscillator?

## RESULT:

1. For  $C = 0.0022\mu\text{F}$  &  $R=10\text{K}\Omega$

Theoretical frequency=

Practical frequency=

2. For  $C = 0.0033\mu\text{F}$  &  $R=10\text{K}\Omega$

Theoretical frequency=

Practical frequency=

3. For  $C = 0.01\mu\text{F}$  &  $R=10\text{K}\Omega$

Theoretical frequency=

Practical frequency=

## EXPERIMENT NO-6

### A) HARTLEY OSCILLATOR

#### 6A.1 AIM:

To find practical frequency of a Hartley oscillator and to compare it with theoretical frequency for  $L = 10\text{mH}$  and  $C = 0.01\mu\text{F}$ ,  $0.033\mu\text{F}$  and  $0.047\mu\text{F}$ .

#### 6A.2 SOFTWARE REQUIRED:

MultiSim Analog Devices Edition 13.0

#### COMPONENTS AND EQUIPMENTS REQUIRED:

S.No	Device	Range/ Rating	Quantity (in No.s)
1	Hartley Oscillator trainer board containing a) DC supply voltage b) Inductors c) Capacitor  d) Resistor  e) NPN Transistor	12V 5mH 0.22 $\mu\text{F}$ 0.01 $\mu\text{F}$ 0.033 $\mu\text{F}$ 0.047 $\mu\text{F}$ 1K 10K 47K  BC 107	1 2 2 1 1 1 1 1 1 1
2	Cathode Ray Oscilloscope	(0-20) MHz	1
3.	BNC Connector		1
4	Connecting wires	5A	4

### 6A.3 THEORY:

The **Hartley oscillator** is an electronic oscillator circuit in which the oscillation frequency is determined by a tuned circuit consisting of capacitors and inductors, that is, an LC oscillator. The circuit was invented in 1915 by American engineer Ralph Hartley. The distinguishing feature of the Hartley oscillator is that the tuned circuit consists of a single capacitor in parallel with two inductors in series (or a single tapped inductor), and the feedback signal needed for oscillation is taken from the center connection of the two inductors. The frequency of oscillation is approximately the resonant frequency of the tank circuit. If the capacitance of the tank capacitor

is  $C$  and the total inductance of the tapped coil is  $L$  then  $f = \frac{1}{2\pi\sqrt{LC}}$


If two *uncoupled* coils of inductance  $L_1$  and  $L_2$  are used then  $L = L_1 + L_2$

However if the two coils are magnetically coupled the total inductance will be greater because of mutual inductance  $k$ .


$$L = L_1 + L_2 + k\sqrt{L_1 L_2}$$

### 6A.4 CIRCUIT DIAGRAM:

#### HARTLEY OSCILLATOR



### 6A.5 EXPECTED WAVEFORM:



**6A.6 TABULATIONS:**

S.No	L <sub>T</sub> (mH)	C (uF)	Theoretical frequency (KHz)	Practical waveform time period (Sec)	Practical frequency (KHz)	Vo (V) (ptp)
1	10	0.01				
2	10	0.033				
3	10	0.047				

**6A.7 PROCEDURE:**

1. Connect the circuit as shown in figure.
2. Connect 0.01uF capacitor in the circuit and observe the waveform.
3. Note the time period of the waveform and calculate the frequency:  $f = 1/T$  .
4. Now connect the capacitance to 0.033 uF and 0.047uF and calculate the frequency and tabulate the readings as shown.
5. Find the theoretical frequency from the formula

$$f = \frac{1}{2\pi\sqrt{LC}}$$

Where  $L_T = L_1 + L_2 = 5 \text{ mH} + 5\text{mH} = 10 \text{ mH}$  and compare theoretical and practical values.

**6A.8 PRECAUTIONS:**

1. No loose contacts at the junctions.
2. Check the connections before giving the power supply
3. Observations should be taken carefully.

**6A.9 PRE LAB QUESTIONS:**

1. What are the types of sinusoidal oscillator? Mention the different types of sinusoidal oscillator?
2. What is Barkhausen criterion?
3. Name two high frequency Oscillators.
4. What are the essential parts of an Oscillator?

#### 6A.10 POST LAB QUESTIONS:

---

1. How many inductors and capacitors are used in Hartley Oscillator?
2. How the oscillations are produced in Hartley oscillator?

#### 6A.11 RESULT:

For  $C = 0.01\mu\text{F}$ , &  $L_T = 10\text{ mH}$ ;

Theoretical frequency =

Practical frequency =

For  $C = 0.033\mu\text{F}$ , &  $L_T = 10\text{ mH}$ ;

Theoretical frequency =

Practical frequency =

For  $C = 0.047\mu\text{F}$ , &  $L_{Ts} = 10\text{ mH}$ ;

Theoretical frequency =

Practical frequency =

## EXPERIMENT NO-6

### B) COLPITTS OSCILLATOR

#### 6B.1 AIM:

To find practical frequency of Colpitt's oscillator and to compare it with theoretical Frequency for  $L=5\text{mH}$  and  $C=0.001\mu\text{F}$ ,  $0.0022\mu\text{F}$ ,  $0.0033\mu\text{F}$  respectively.

#### 6B.2 SOFTWARE REQUIRED:

MultiSim Analog Devices Edition 13.0

#### COMPONENTS & EQUIPMENT REQUIRED: -

S.No	Device	Range/ Rating	Quantity (in No.s)
1	Colpitts Oscillator trainer board containing a) DC supply voltage b) Inductors c) Capacitor  d) Resistor  e) NPN Transistor	12V 5mH 0.01 $\mu\text{F}$ 0.1 $\mu\text{F}$ 100 $\mu\text{F}$ 0.001 $\mu$ 0.0022 $\mu$ 0.0033 $\mu$ 1K 1.5K 10K 47K BC 107	1 1 1 1 1 1 1 1 1 1 1 1 1
2	Cathode Ray Oscilloscope	(0-20) MHz	1
3.	BNC Connector		1
4	Connecting wires	5A	4

### 6B.3 THEORY:


A **Colpitts oscillator**, invented in 1918 by American engineer Edwin H. Colpitts, is one of a number of designs for LC oscillators, electronic oscillators that use a combination of inductors (L) and capacitors (C) to produce an oscillation at a certain frequency. The distinguishing feature of the Colpitts oscillator is that the feedback for the active device is taken from a voltage divider made of two capacitors in series across the inductor. The frequency of oscillation is approximately the resonant frequency of the LC circuit, which is the series combination of the two capacitors in parallel with the inductor

$$f_0 = \frac{1}{2\pi\sqrt{L\left(\frac{C_1C_2}{C_1+C_2}\right)}}$$


The actual frequency of oscillation will be slightly lower due to junction capacitances and resistive loading of the transistor. As with any oscillator, the amplification of the active component should be marginally larger than the attenuation of the capacitive voltage divider, to obtain stable operation. Thus, a Colpitts oscillator used as a variable frequency oscillator (VFO) performs best when a variable inductance is used for tuning, as opposed to tuning one of the two capacitors. If tuning by variable capacitor is needed, it should be done via a third capacitor connected in parallel to the inductor (or in series as in the Clapp oscillator).

### 6B.4 CIRCUIT DIAGRAM:

#### COLPITTS OSCILLATOR



### 6B.5 EXPECTED WAVEFORM:



### 6B.6 TABULAR COLUMN:

S.NO	L(mH)	C <sub>1</sub> (uF)	C <sub>2</sub> (uF)	C <sub>T</sub> (uF)	Theoretical Frequency (KHz)	Practical Frequency (KHz)	Vo(V) Peak to peak
1	5	0.01	0.001				
2	5	0.01	0.0022				
3	5	0.01	0.0033				

### 6B.7 PROCEDURE:

1. Connect the circuit as shown in the figure
2. Connect C<sub>2</sub>= 0.001uF in the circuit and observe the waveform.
3. Calculate the time period and frequency of the waveform ( $f=1/T$ )
4. Now, fix the capacitance to 0.002 uF and then to 0.003 uF and calculate the frequency and tabulate the reading as shown.
5. Find theoretical frequency from the formula

$$f_o = \frac{1}{2\pi\sqrt{L\left(\frac{C_1C_2}{C_1+C_2}\right)}}$$

6. Compare theoretical and practical values.
7. Plot the graph o/p voltage vs time period and practical frequency

### **6B.8 PRECAUTIONS:**

1. No loose contacts at the junctions.
2. Check the connections before giving the power supply
3. Observations should be taken carefully.

### **6B.9 PRE LAB QUESTIONS:**

1. What are the applications of LC oscillations?
2. What type of feedback is used in oscillators?
3. Whether an oscillator is dc to ac converter. Explain?
4. What is the loop gain of an oscillator?
5. What is the difference between amplifier and oscillator?
6. What is the condition for sustained oscillations?

### **6B.10 POST LAB QUESTIONS:**

1. What is the difference between damped oscillations undamped oscillations?
2. How does Colpitt's differ from Hartley?
3. What is the expression for the frequency of oscillations of Colpitt's and Hartley oscillator?

### **6B.11 RESULT:**

Hence, the frequency of oscillations of Colpitts oscillator is measured practically and compared with theoretical values .

1. For  $C=0.0022\mu F$  &  $L= 5mH$

Theoretical frequency =

Practical frequency =

2. For  $C=0.0033\mu F$  &  $L= 5mH$

Theoretical frequency =

Practical frequency =

3. For  $C=0.001\mu F$  &  $L= 5mH$

Theoretical frequency =

Practical frequency =

## EXPERIMENT NO-7(A)

### CLASS A POWER AMPLIFIER

#### 7A.1 AIM:

To study and plot the frequency response of a Class A Power Amplifier.

To calculate efficiency of Class A Power Amplifier.

#### 7A.2 COMPONENTS & EQUIPMENT REQUIRED:

MultiSim Analog Devices Edition 13.0


S.No	Apparatus	Range/ Rating	Quantity (in No.s)
1.	Trainer Board containing a) DC Supply voltage. b) NPN Transistor. c) Resistors.  d) Capacitor. e) Inductor.	12 V	1
		BC 107	1
		560 $\Omega$ 100K $\Omega$	1
		470 $\Omega$	1
			1
		22 $\mu$ F.	1
		50mH	1
2.	D.C milli ammeter	0-100mA	1
3.	Cathode Ray Oscilloscope.	(0-20)MHz	1
4.	Function Generator.	0.1 Hz-10 MHz	1
5.	BNC Connector		2
6.	Connecting Wires	5A	5

#### 7A.3 THEORY:


Power amplifiers are mainly used to deliver more power to the load. To deliver more power it requires large input signals, so generally power amplifiers are preceded by a series of voltage amplifiers. In class-A power amplifiers, Q-point is located in the middle of DC-load line. So

output current flows for complete cycle of input signal. Under zero signal condition, maximum power dissipation occurs across the transistor. As the input signal amplitude increases power dissipation reduces. The maximum theoretical efficiency is 50%.

#### 7A.4 CIRCUIT DIAGRAM:



#### 7A.5 EXPECTED GRAPH:



$$\text{Bandwidth} = f_H - f_L$$

### 7A.6 TABULAR FORM:

$$V_{in} = 50 \text{ mV}$$

S.No	Frequency (in Hz)	Gain(dB) $A_v =$ $20 \log(V_o / V_i)$
1	100	
2	200	
3	400	
4	800	
5	1K	
6	2K	
7	4K	
8	8K	
9	10K	
10	20K	
11	40K	
12	80K	
13	100K	
14	200K	

### 7A.7 CALCULATIONS:

Efficiency is defined as the ratio of AC output power to DC input power

$$\text{DC input power} = V_{CC} \times I_{CQ}$$

$$\text{AC output power} = V_{P-P}^2 / 8R_L$$

Under zero signal condition:

$$V_{CC} = I_{BQ} R_B + V_{BE}$$

$$I_{BQ} = (V_{CC} - V_{BE}) / R_B$$

$$I_{CQ} = \beta \times I_{BQ}$$

$$V_{CE} = V_{CC} - I_{CQ} R_C$$

### 7A.8 PROCEDURE:

1. Connect the circuit as shown in figure.
2. Adjust input signal amplitude in the function generator and observe an amplified voltage at the output without distortion.
3. By keeping input signal voltage, say at 150 mV, vary the input signal frequency from 0-1 MHz as shown in tabular column and note the corresponding output voltage.
4. Measure and note down the zero signal dc current by disconnecting the function generator from the circuit.
5. Calculate the efficiency according to the expressions given.
6. Plot the graph between the o/p gain and frequency and calculate the bandwidth.

### 7A.9 PRECAUTIONS:

1. No loose contacts at the junctions.
2. Check the connections before giving the power supply
3. Observations should be taken carefully.

### 7A.10 RESULT:

1. Frequency Response of CLASS-A Power amplifier is plotted.
2. Efficiency of CLASS A Power amplifier is found to be \_\_\_\_\_
3. Bandwidth  $f_H - f_L =$  \_\_\_\_\_

### **7A.11 VIVA QUESTIONS:**

1. Differentiate between voltage amplifier and power amplifier
2. Why power amplifiers are considered as large signal amplifier?
3. When does maximum power dissipation happen in this circuit ?.
4. What is the maximum theoretical efficiency?
5. Sketch wave form of output current with respective input signal.
6. What are the different types of class-A power amplifiers available?
7. What is the theoretical efficiency of the transformer coupled class-A power amplifier?
8. What is difference in AC, DC load line?.
9. How do you locate the Q-point ?
10. What are the applications of class-A power amplifier?
11. What is the expression for the input and output power in class A power amplifier?

## EXPERIMENT NO-7

### (B) CLASS B POWER AMPLIFIER


**7 B.1 AIM:** To study the CLASS B Complementary Symmetry amplifier and to calculate its efficiency.

**7 B.2 SOFTWARE REQUIRED:** MultiSim Analog Devices Edition 13.0


**7 B.3 COMPONENTS & EQUIPMENT REQUIRED:**

S.No	Apparatus	Range/ Rating	Quantity (in No.s)
1.	a) DC Supply voltage.	12 V	1
	b) NPN Transistor.	BC 107	2
	c) Resistors.	220K $\Omega$	1
		1K $\Omega$	1
		1 $\Omega$	1
		18K $\Omega$	2
	d) Capacitor.	0.1 F.	2
2.	D.C Milliammeter	0-100mA	1
3.	Bode plotter		1
4.	Function Generator.	0.1 Hz-10 MHz	1

## 7 B.4 CIRCUIT DIAGRAM:



## 7B.5 EXPECTED GRAPH:



## 7B.6 THEORY:

Power amplifiers are designed using different circuit configuration with the sole purpose of delivering maximum undistorted output power to load. Push-pull amplifiers operating either in class-B or class-AB are used in high power audio system with high efficiency. In complementary-symmetry class-B power amplifier two types of transistors, NPN and PNP are used. These transistors act as emitter followers with both emitters connected together. In class-B power amplifier Q-point is located either in cut-off region or in saturation region. So, that only 180° of the input signal is flowing in the output. In complementary-symmetry power amplifier, during the positive half cycle of input signal NPN transistor conducts and

during the negative half cycle PNP transistor conducts. Since, the two transistors are complement of each other and they are connected symmetrically so, the name complementary symmetry has come

Theoretically efficiency of complementary symmetry power amplifier is 78.5%.

### 7B.7 PROCEDURE:

1. Switch ON the CLASS B amplifier trainer.
2. Connect Milliammeter to (A) terminals and DRB to the  $R_L$  terminals and fix  $R_L=50\Omega$ .
3. Apply the input voltage from the signal generator to the  $V_s$  terminals.
4. Connect channel 1 of CRO to the  $V_s$  terminals and channel 2 across the load.
5. By varying the input voltage, observe the maximum distortion less output waveform and note down the voltage reading.
6. Calculate the efficiency.

### 7B.8 OBSERVATIONS:

$$V_s=2v$$

FREQUENCY	$V_o$ (volts)	$I_{dc}$ (mA)	Efficiency
10 KHz			

### 7B.9 CALCULATIONS:

$$P_{in}=V_{cc} \times I_{dc}$$

$$I_{dc}= V_o/R_L$$

$$P_{out} = V_o^2 / 8R_L$$

$$\text{Efficiency} = P_o/P_i \times 100$$

**7B.10 RESULT:** Thus efficiency of CLASS B amplifier calculated.

### 7B.11 VIVA

1. Classify large signal amplifier based on operating point.
2. State the advantages of push pull class B power amplifier over class B power amplifier.
3. What is harmonic distortion? How even harmonic is eliminated using push pull.
4. List advantages of complementary symmetry configuration over push pull amplifier.
5. What is conversion efficiency of class B power amplifier.

## EXPERIMENT NO.8

### A) RC high pass circuit


#### 8A.1 AIM

To design low pass RC circuits for different time constants and verify their responses for a square wave input of given frequency.

#### 8A.2 APPARTUS REQUIRED

S.NO	COMPONENT	VALUE	QUANTITY
1	Resistor	100 k $\Omega$	1
2	Capacitor	0.1 $\mu$ F, 0.01 $\mu$ F, 0.001 $\mu$ F	1
3	Digilent analog kit with PC		1
4	Bread Board		1
5	Connecting wires	-	Required

#### 8A.3 CIRCUIT DIAGRAM



#### RC Low pass circuit

#### 8A.4 THEORY

**LowPass RC circuit :** The reactance of the capacitor depends upon the frequency of operation. At very high frequencies, the reactance of the capacitor is zero. Hence the capacitor in fig.1.2 acts as short circuit. As a result, the output will fall to zero. At low frequencies, the reactance of the capacitor is infinite. So the capacitor acts as open circuit. As a result the entire input appears at the output. Since the circuit allows only low frequencies, therefore it is called as low pass RC circuit.

#### 8A.5 DESIGN

**RC low pass circuit:** (Design procedure for RC low pass circuit)

Choose input time period is 1 msec.

- i) Long time constant:  $RC \gg T$  ; Where  $RC$  is time constant and  $T$  is time period of input signal.

Let  $RC = 10 T$ , Choose  $R = 100k\Omega$ ,  $f = 1kHz$ .

$$C = 10 / 10^3 \times 100 \times 10^3 = 0.1 \mu f$$


ii) Medium time constant:  $RC = T$

$$C = T/R = 1 / 10^3 \times 100 \times 10^3 = 0.01 \mu f$$


iii) Short time constant:  $RC \ll T$

$$RC = T/10; C = T/10R = 1 / 10 \times 10^3 \times 100 \times 10^3 = 0.001 \mu f.$$


a)  $RC=T$



b)  $RC \gg T$



c)  $RC \ll T$



## 8A.6 PROCEDURE

1. Connect the circuit, as shown in figure.
2. Apply the Square wave input to the circuit ( $V_i = 10 V_{P-P}$ ,  $f = 1kHz$ )
3. Calculate the time constant of the circuit by connecting one of the Capacitor provided.
4. Observe the output wave forms for different input frequencies ( $RC \ll T, RC=T, RC > T$ ) as shown in the tabular column for different time constants.
5. Plot the graphs for different input and output waveforms.

### 8A.7 PRECAUTIONS

1. Avoid loose and wrong connections.
2. Avoid eye contact errors while taking the observations in CRO.

### 8A.8 OBSERVATIONS

#### Low pass RC circuit

R	C	$\tau=RC$	Practical time period	Condition
100 K $\Omega$	0.01 $\mu$ F			
100 K $\Omega$	0.01 $\mu$ F			
100 K $\Omega$	0.01 $\mu$ F			

### 8A.9 Calculations

### 8A.10 PRE LAB QUESTIONS

1. Name the signals which are commonly used in pulse circuits and define any two of them?
2. Define linear wave shaping?
3. Define attenuator and types of attenuator?
4. Distinguish between the linear and non-linear wave shaping circuits.
5. Define Percentage Tilt and Rise time?

### 8A.11 LAB ASSIGNMENT

Design low pass filter with a cut-off frequency of 2KHz.

### 8A.12 POST LAB QUESTIONS

1. Explain the fractional tilt of a high pass RC circuit. Write the Expression.
2. State the lower 3-db frequency of high-pass circuit.
3. Prove that for any periodic input wave form the average level of the steady state output signal from an RC high pass circuit is always zero.
4. Show that a low pass circuit with a time constant acts as Integrator.
5. Name a wave shaping circuit which produces a Ramp wave as an output by taking
6. a step signal as input and draw its output for a sinusoidal wave?

### 8A.13 RESULT

## EXPERIMENT NO.8

### B) RC high pass circuit


#### 8B.1 AIM

To design high pass RC circuits for different time constants and verify their responses for a square wave input of given frequency.

#### 8B.2 APPARTUS REQUIRED

S.NO	COMPONENT	VALUE	QUANTITY
1	Resistor	100 k $\Omega$	1
2	Capacitor	0.1 $\mu$ F, 0.01 $\mu$ F, 0.001 $\mu$ F	1
3	Digilent analog kit with PC		1
4	Bread Board		1
5	Connecting wires	-	Required

#### 8B.3 CIRCUIT DIAGRAM



**RC HIGHPASS FILTER**

#### 8B.4 Theory

**High Pass RC circuit:** The reactance of the capacitor depends upon the frequency of operation. At very high frequencies, the reactance of the capacitor is zero. Hence the capacitor in fig.1.1 acts as short circuit. As a result the entire input appears at the output. At low frequencies, the reactance of the capacitor is infinite. So the capacitor acts as open circuit. Hence no input reaches the output. Since the circuit allows only high frequencies, therefore it is called as high pass RC circuit.

#### 8B.5 DESIGN

##### RC high pass circuit

Long time constant:  $RC \gg T$ . Where  $RC$  is time constant and  $T$  is time period of input signal.

i) Let  $RC = 10 T$ , Choose  $R = 100k\Omega$ ,  $f = 1kHz$ .

$$C = 10 / 10^3 \times 100 \times 10^3 = 0.1 \mu f$$

ii) Medium time constant:  $RC = T$


$$C = T/R = 1 / 10^3 \times 100 \times 10^3 = 0.01 \mu f$$

iii) Short time constant:  $RC \ll T$


$$RC = T/10; C = T/10R = 1 / 10 \times 10^3 \times 100 \times 10^3 = 0.001 \mu f.$$

## 8B.6 EXPECTED WAVEFORMS


a)  $RC=T$



b)  $RC \gg T$



c)  $RC \ll T$



### 8B.7 PROCEDURE

1. Connect the circuit, as shown in figure.
2. Apply the Square wave input to the circuit ( $V_i = 10 \text{ V}_{P-P}$ ,  $f = 1 \text{ KHz}$ )
3. Calculate the time constant of the circuit by connecting one of the Capacitor provided.
4. Observe the output wave forms for different input frequencies ( $RC \ll T, RC = T, RC > T$ ) as shown in the tabular column for different time constants.
5. Plot the graphs for different input and output waveforms.

### 8B.8 OBSERVATIONS

R	C	$\tau = RC$	Practical time period	Condition
100 K $\Omega$	0.01 $\mu\text{F}$			
100 K $\Omega$	0.01 $\mu\text{F}$			
100 K $\Omega$	0.01 $\mu\text{F}$			

### 8B.9 CALCULATIONS

### 8B.10 PRE LAB QUESTIONS

1. When HP-RC circuit is used as Differentiator?
2. Draw the responses of HPF to step, pulse, ramp inputs?
3. Why noise immunity is more in integrator than differentiator?
4. Why HPF blocks the DC signal?
5. Define time constant?

### 8B.11 LAB ASSIGNMENT

Design HPF with a cut off frequency 100HZ.

### **8B.12 POST LAB QUESTIONS**

1. Draw the responses of HPF to step, pulse, ramp inputs?
2. Define % tilt and rise time?
3. What is the working principle of high pass and low pass RC circuits for non sinusoidal signal inputs.

### **8B.13 RESULT**

## EXPERIMENT NO: 9

### A) CLIPPERS


#### 9A.1 AIM

To study the various clipper circuits and to plot the output waveforms for a sinusoidal input signal.

#### 9A.2 APPARATUS REQUIRED

S.NO	COMPONENT	VALUE	QUANTITY
1	Resistor	1 k $\Omega$	1
2	DIODE	IN4007	1
3	Digilent analog discovery kit with PC		1
4	Dual DC Power Supply	0 – 20 V	1
5	Bread Board		1
6	Connecting wires	-	Required

#### 9A.3 CIRCUIT DIAGRAMS& EXPECTED WAVEFORMS



### III. Positive Clipping with Negative Reference Voltage











Figure 3.10 (a)



### Negative Clipper with Negative Reference Voltage



#### 9A.4 PROCEDURE

1. Connect the circuit as shown in figure
2. Apply the input Sine wave to the circuit. (8Vp-p, 2 KHz)
3. Switch on the power supply and adjust the output of AF generator to 8V (peak to peak)
4. Observe the input and output waveforms on CRO and note down the readings.
5. Plot the graphs of input Vs output waveforms for different clipping circuits.

#### 9A.5 OBSERVATIONS

S. No.	Type of Clipper	Reference Voltage	Practical Clipping Voltage levels
1	Positive Clipper	0V	
		2V	
		-2V	
2	Negative Clipper	0V	
		2V	
		-2V	

#### 9A.6 PRECAUTIONS

1. Avoid loose and wrong connections.
2. Avoid parallax errors while taking the readings using CRO.

#### 9A.7 RESULT

## EXPERIMENT NO: 9

### B) CLAMPERS

#### 9B.1 AIM

To study the various clamping circuits and to plot the output waveforms for a sinusoidal input of given peak amplitude. (Choose  $f=1$  kHz,  $V_{p-p}=8V$ )

#### 9B.2 APPARATUS REQUIRED

S.NO	COMPONENT	VALUE	QUANTITY
1	Resistor	100 k $\Omega$	1
2	Capacitor	0.1 $\mu$ F	
3	DIODE	IN4007	1
4	Digilent analog discovery kit with PC		1
5	Dual DC Power Supply	0 – 20 V	1
6	Connecting wires	-	Required
7	Bread Board		

#### 9B.3 THEORY

The process whereby the form of sinusoidal signals is going to be altered by transmitting through a non-linear network is called non-linear wave shaping. Non-linear elements in combination with resistors and capacitors can function as clamping circuit. A Clamping circuit is one that takes an input waveform and provides an output i.e a faithful replica of its shape, but has one edge clamped to the voltage reference point. The clamping circuit introduces the d.c component at the output side, for this reason the clamping circuits are referred to as d.c restorer or d.c reinserted.

Clamping circuits are classified as two types.


i) Negative Clampers

ii) Positive Clampers


## 9B.4 CIRCUIT DIAGRAM

Negative clampers:


### I. Negative Clamping




### II. Negative Clamping with Positive Reference Voltage.




### III. Negative Clamping with Negative Reference Voltage.




### IV. Positive Clamping.



### V. Positive Clamping with Negative Reference Voltage.



#### VI. Positive Clamping with Positive reference Voltage.



#### 9B.5 THEORY

The process whereby the form of sinusoidal signals is going to be altered by transmitting through a non-linear network is called non-linear wave shaping. Non-linear elements in combination with resistors and capacitors can function as clamping circuit. A Clamping circuit is one that takes an input waveform and provides an output i.e a faithful replica of its shape, but has one edge clamped to the voltage reference point. The clamping circuit introduces the d.c component at the output side, for this reason the clamping circuits are referred to as d.c restorer or d.c reinserted.

Clamping circuits are classified as two types.

- i) Negative Clampers
- ii) Positive Clampers

#### 9B.6 PROCEDURE

1. Connect the circuit as shown in figures
2. Switch on the power supply and adjust the output of AF generator to 8V (peak to peak)
3. Square wave input and observe the output waveforms on CRO and note down the readings.
4. Plot the graphs of input Vs output waveforms for different clamping circuits.

### 9B.7 OBSERVATIONS

S.No.	Type of Clamper	Reference Voltage	Practical Clamping reference Voltage level
1	Positive Clamper	0V	
		2V	
		-2V	
2	Negative Clamper	0V	
		2V	
		-2V	

### 9B.8 PRECAUTIONS

1. Avoid loose and wrong connections.
2. Avoid parallax errors while taking the readings using CRO.

### 9B.9 PRE LAB QUESTIONS

1. What are the applications of clamping circuits?
2. What is the synchronized clamping?
3. Why clamper is called as a dc inserter?
4. What is the function of capacitor?

### 9B.10 LAB ASSIGNMENT

Design a slicer circuit.

### 9B.11 POST LAB QUESTIONS

1. What is clamping circuit theorem. How the modified clamping circuit theorem does differs from this?
2. Differentiate -ve clamping circuit from +ve clamping circuits in the above circuits?
3. Describe the charging and discharging of a capacitor in each circuit?
4. What are the effects of diode characteristics on the o/p of the clamper?
5. Which kind of clipper is called a Slicer?

### 9B.12 RESULT

## EXPERIMENT NO: 10

### ASTABLE MULTIVIBRATOR


#### AIM:

To Study the Characteristics Of Astable Multivibrator Using Transistors.


#### APPARATUS REQUIRED

S.NO	COMPONENT	VALUE	QUANTITY
1	Resistor	2.2 K $\Omega$ , 47 K $\Omega$	1
2	Capacitor	0.1 $\mu$ F	1
2	Transistor	BC 107	2
3	Bread Board		1
4	Digilent analog discovery kit with PC		1
5	Connecting wires	-	Required

#### CIRCUIT DIAGRAM



#### EXPECTED GRAPH



## THEORY

The Astable circuit has two quasi-stable states. Without external triggering signal the astable configuration will make successive transitions from one quasi-stable state to the other. The astable circuit is an oscillator. It is also called as free running multivibrator and is used to generate "Square Wave". Since it does not require triggering signal, fast switching is possible.

**Operation:** When the power is applied, due to some importance in the circuit, the transistor Q<sub>2</sub> conducts more than Q<sub>1</sub> i.e. current flowing through transistor Q<sub>2</sub> is more than the current flowing in transistor Q<sub>1</sub>. The voltage V<sub>C2</sub> drops. This drop is coupled by the capacitor C<sub>1</sub> to the base by Q<sub>1</sub> there by reducing its forward base-emitter voltage and causing Q<sub>1</sub> to conduct less. As the current through Q<sub>1</sub> decreases, V<sub>C1</sub> rises. This rise is coupled by the capacitor C<sub>2</sub> to the base of Q<sub>2</sub>. There by increasing its base- emitter forward bias. This Q<sub>2</sub> conducts more and more and Q<sub>1</sub> conducts less and less, each action reinforcing the other. Ultimately Q<sub>2</sub> gets saturated and becomes fully ON and Q<sub>1</sub> becomes OFF. During this time C<sub>1</sub> has been charging towards V<sub>CC</sub> exponentially with a time constant  $T_1 = R_1C_1$ . The polarity of C<sub>1</sub> should be such that it should supply voltage to the base of Q<sub>1</sub>. When C<sub>1</sub> gains sufficient voltage, it drives Q<sub>1</sub> ON. Then V<sub>C1</sub> decreases and makes Q<sub>2</sub> OFF. V<sub>C2</sub> increases and makes Q<sub>1</sub> fully saturated. During this time C<sub>2</sub> has been charging through V<sub>CC</sub>, R<sub>2</sub>, C<sub>2</sub> and Q<sub>1</sub> with a time constant  $T_2 = R_2C_2$ . The polarity of C<sub>2</sub> should be such that it should supply voltage to the base of Q<sub>2</sub>. When C<sub>2</sub> gains sufficient voltage, it drives Q<sub>2</sub> On, and the process repeats.

## OBSERVATION TABLE

S.NO	OUTPUT VOLTAGES	TRANSISTOR IN ON	TRANSISTOR IS OFF
	VC1		
	VC2		
	VB1		
	VB2		

S.NO	Gate Width (Theoritical)	Gate Width (Practical)

## **PROCEDURE**

1. Connect the circuit as shown in figure.
2. Observe the output of the circuit using oscilloscope and measure the time period of the signal and compare it with theoretical value by varying dc source  $v$  (5v to 10v) in steps (take minimum two readings).
3. Plot the output waveforms on the graph paper for one set of values.
4. Repeat the steps from 1 to 3 with timing capacitor  $0.01\mu\text{F}$ .
5. Connect the circuit as shown in figure 2.
6. Repeat the steps from 1 to 4.

## **PRECAUTIONS**

1. Avoid loose and wrong connections.
2. Avoid parallax errors while taking the readings using CRO.

## **CALCULATIONS**

## **PRE LAB QUESTIONS**

1. What are the other names of Astable multivibrator?
2. Define quasi stable state?
3. Is it possible to change time period of the waveform without changing R&C?
4. Explain charging and discharging of capacitors in an Astable Multivibrator?
5. How can an Astable multivibrator be used as VCO?

## **LAB ASSIGNMENT**

Design an astable multivibrator with a pulse width of 6.4msec.

## **POST LAB QUESTIONS**

1. Why do you get overshoots in the Base waveforms?
2. What are the applications of Astable Multivibrator?
3. How can Astable multivibrator be used as a voltage to frequency converter?  
What is the formula for frequency of oscillations?

## **RESULT**

## EXPERIMENT NO: 11


### BISTABLE MULTIVIBRATOR

**AIM:** To study the characteristics of bistable multivibrator using transistors.


**APPARATUS REQUIRED:**

- |  |         |
|--|---------|
| 1.CRO (Dual Channel)                               | - 1 No. |
| 2.Function Generator                               | - 1 No. |
| 3. CDS   | - 1 No. |
| 5. Resistor (1 K $\Omega$ , 39 K $\Omega$ ,3.9,10) | - 2 No. |
| 6 Capacitors (100 pF)                              | - 2 No  |
| 7. Transistor (BC 107)                             | - 2 No. |
| 8. Diodes  |         |
| 9. Regulated D.C Power Supply (dual)               | - 1 No. |
| 10. Connecting wires                               |         |

**CIRCUIT DIAGRAM:**



### EXPECTED WAVEFORMS:



**THEORY:** A Bistable circuit is one which can exist indefinitely in either of two stable states and which can be induced to make an abrupt transition from one state to the other by means of external excitation.

The Bistable circuit is also called as Bistable multivibrator, Eccles Jordon circuit, Trigger circuit, Scale-of-2 toggle circuit, Flip-Flop & Binary. A Bistable Multivibrator is used in a many digital operations such as counting and the storing of binary information. It is also used in the generation and processing of pulse-type waveform. They can be used to control digital circuits and as frequency dividers. There are two outputs available which are complements of one another. i.e. when one output is high the other is low and vice versa .

**Operation:** When  $V_{CC}$  is applied, one transistor will start conducting slightly more than that of the other, because of some differences in the characteristics of a transistor. Let  $Q_2$  be ON and  $Q_1$  be OFF. When  $Q_2$  is ON, The potential at the collector of  $Q_2$  decreases, which in turn will decrease the potential at the base of  $Q_1$  due to potential divider action of  $R_1$  and  $R_2$ . The potential at the collector of  $Q_1$  increases which in turn further increases the base to emitter voltage at the base of  $Q_2$ . The voltage at the collector of  $Q_2$  further decreases, which in turn further reduces the voltage at the base of  $Q_1$ . This action will continue till  $Q_2$  becomes fully saturated and  $Q_1$  becomes fully cutoff.

Thus the stable state of binary is such that one device remains in cut-off and other device remains at saturation. It will be in that state until the triggering pulse is applied to it. It has two stable states. For every transition of states triggering is required. At a time only one device will be conducting.

### PROCEDURE:-

1. Connect the circuit as shown in Figure.
2. Observe the output of the square wave oscillator-using Oscilloscope.
3. Connect the output of square oscillator to the trigger input Of Bistable Circuit and observe output waveforms using Oscilloscope.
4. By varying input signal (Trigger) frequency, observe both input and corresponding output Waveforms Using Oscilloscope.
5. Plot the graph for input and output waveforms at different input (Trigger) frequencies.

#### **OBSERVATIONS:**

<b>S.no</b>	<b>Time period</b>	<b>Voltage</b>

#### **PRECAUTIONS: -**

1. Avoid loose and wrong connections.
2. Avoid parallax errors while taking the readings using CRO.

#### **POST LAB QUESTIONS**

1. What are the applications of a Bistable Multivibrator?
2. Describe the operation of commutating capacitors?
3. Why is a Binary also called a flip-flop?

**RESULT:** The characteristics of Bistable Multivibrator using Transistors are verified.

## EXPERIMENT NO: 12

### SCHMITT TRIGGER


#### AIM

To observe and note down the output waveforms of Schmitt trigger using transistors.


#### APPARATUS REQUIRED

S.NO	COMPONENT	VALUE	QUANTITY
1	Resistor	820 $\Omega$ , 10K $\Omega$ 150 $\Omega$ , 1 K $\Omega$	1
2	Capacitor	0.022 $\mu$ F, 100 $\mu$ F	1
3	Transistor	BC 107	2
4	Bread Board		1
5	Digilent analog discovery kit with PC		1
6	Connecting wires	-	Required

#### CIRCUIT DIAGRAM



#### EXPECTED WAVEFORMS



## **THEORY:**

In the digital circuits fast waveforms are required i.e, the circuit remain in the active region for a very short time (of the order of nano seconds) to eliminate the effects of noise or undesired parasitic oscillations causing malfunctions of the circuit. Also if the rise time of the input waveform is long, it requires a large coupling capacitor. Therefore circuits which can convert a slow changing waveform(long rise time) in to a fast changing waveform (small rise time) are required. The circuit which performs this operation is known as “Schmitt Trigger”. In a Schmitt trigger circuit the output is in one of the two levels namely low or high. When the output voltage is raising the levels of the output changes. When the output passes through a specified voltage  $V_1$  known as Upper trigger level, similarly when a falling output voltage passes through a voltage  $V_2$  known as lower triggering level. The level of the output changes  $V_1$  is always greater than  $V_2$ . The differences of these two voltages are known as “Hysteresis”.

## **OBSERVATIONS**

S.NO	OUTPUT VOLTAGES	TRANSISTOR IN ON	TRANSISTOR IS OFF
	VC1		
	VC2		

S.NO	LTP	UTP	$V_H$
	VC1		
	VC2		

## **PROCEDURE**

### **Observation of UTP and LTP**

1. Connect the circuit as per the circuit diagram.
2. Apply the square wave input of 1 KHz to the circuit.
3. Switch on the power supply and note down the amplitude and time period for the input square wave.
4. Observe the output waveform and note down the amplitude and time period.
5. Keep  $R_{e1}$  and  $R_{e2}$  in minimum condition (extremely in anticlockwise direction)
6. Initially keep DC source voltage at zero and observe the output of the Schmitt

trigger (it will be in low state i.e. around 6V).

7. Vary the DC source output (i.e input voltage of the Schmitt trigger) slowly from zero.
8. Note down the input voltage value at which the output of the Schmitt trigger goes to high (UTP). Still increase (upto 10V) the input voltage and observe that the output is constant.
9. Now slowly decrease the input voltage and note down the value at which the output of the Schmitt trigger comes back to the original state (LTP).
10. Compare the values LTP and UTP with theoretical values.

### **PRECAUTIONS**

1. Avoid loose and wrong connections.
2. Avoid parallax errors while taking the readings using CRO.

### **CALCULATIONS**

### **LAB ASSIGNMENT**

Design a Schmitt trigger with LTP is 2V and UTP is 4V.

### **RESULT**

## EXPERIMENT NO: 13

### COMPARATOR


#### AIM

To Design a comparator circuit and plot the response with sinusoidal waveform with  $8V_p$  and 2KHz

#### APPARATUS REQUIRED

S.NO	COMPONENT	VALUE	QUANTITY
1	Resistor	$1K\Omega$	1
2	Diode	IN4007	1
3	Bread Board		1
4	Digilent analog discovery kit with PC		1
5	Connecting wires	-	Required

#### CIRCUIT DIAGRAM & WAVEFORMS:



## PROCEDURE

1. Connect the circuit as shown in figure
2. Apply the input Sine wave to the circuit. (8Vp-p, 2 KHz).
3. Switch on the power supply and adjust the output of AF generator to 8V.
4. Observe the input and output waveforms on CRO and note down the readings.
5. Plot the graphs of input Vs output waveforms for different clipping circuits.

## OBSERVATIONS

Sl No.	Type of Clipper	Reference Voltage	Practical Clipping Voltage levels
1	Positive Clipper	0V	
		2V	
		-2V	
2	Negative Clipper	0V	
		2V	
		-2V	

## PRECAUTIONS

1. Avoid loose and wrong connections.
2. Avoid parallax errors while taking the readings using CRO.

## RESULT

## EXPERIMENT NO: 14

### TRANSISTOR AS A SWITCH


#### AIM

To study and observe the switching characteristics of a transistor.

#### APPARATUS REQUIRED

S.NO	COMPONENT	VALUE	QUANTITY
1	Resistor	2.2 K $\Omega$ , 68 K $\Omega$	1
2	Transistor	BC 107	1
3	Bread Board		1
4	Digilent analog discovery kit with PC		1
5	Connecting wires	-	Required

#### CIRCUIT DIAGRAM



#### THEORY

The transistor  $Q$  can be used as a switch to connect and disconnect the load  $R_L$  from the source  $V_{CC}$ . When a transistor is saturated, it is like a closed switch from the collector to the emitter. When a transistor is cut-off, it is like an open switch.


$$V_{CE} = V_{CC}$$

**Saturation:** The point at which the load line intersects the  $I_B = 0$  curve is known as cut-off. At this point, base current is zero and collector current is negligible small i.e., only leakage current  $I_{CEO}$  exists. At cut-off, the emitter diode comes out of forward bias and normal transistor action is lost. The transistor appears like a closed switch.  $V_{CE(sat)} \sim V_{CC}$ . The intersection of the load line and the  $I_B = I_{B(sat)}$  is called saturation. At this point base current is  $I_{B(sat)}$  and the collector current is maximum. At saturation, the collector diode comes out of reverse bias, and normal transistor action is again lost.

### PROCEDURE

1. Connect the circuit as shown in figure.
2. Switch on the power supply and observe the output of the function generator on CRO.
3. Adjust input signal amplitude such that output signal peak-to-peak value is less than the Saturation level.
4. Observe output waveforms on CRO and note down the readings.
5. Plot the graphs between input and output waveforms at a given input frequency.

### EXPECTED WAVEFORM



**PRECAUTIONS**

1. Avoid loose and wrong connections.
2. Avoid parallax error while taking the readings using CRO.

**CALCULATIONS****PRE LAB QUESTIONS**

1. Name the devices that can be used as switches?
2. Draw the Practical and piece-wise linear diode V-I characteristics?
3. Describe the two regions of a diode?
4. Define Forward recovery time and reverse recovery time?

**LAB ASSIGNMENT**

Design CE amplifier using C-B bias.

**POST LAB QUESTIONS**

1. Explain how a transistor can be used as a switch?
2. Write short notes on Transistor switching times?
3. Define ON time & OFF time of the transistor?

**RESULT**