

## DIGITAL SYSTEM DESIGN LABORATORY

<b>III Semester: ECE</b>								
Course Code	Category	Hours / Week			Credits	Maximum Marks		
<b>AECB10</b>	<b>Core</b>	L	T	P	C	CIA	SEE	Total
		0	0	2	1	30	70	100
<b>Contact Classes: Nil</b>		<b>Tutorial Classes: 24</b>		<b>Practical Classes: 45</b>			<b>Total Classes: 69</b>	

### OBJECTIVES:

**The course should enable the students to:**

- I. Design of combinational circuits using Verilog Hardware Description Language.
- II. Implementation of Sequential circuits using Verilog Hardware Description Language.
- III. Demonstration of different case studies for Verilog HDL implementation.

### COURSE LEARNING OUTCOMES:

1. Understand number systems, binary addition and subtraction, 2's complement Representation and operations with this representation and understand the different binary codes.
2. Identify the importance of SOP and POS canonical forms in the minimization or other optimization of Boolean formulas in general and digital circuits.
3. Evaluate functions using various types of minimizing algorithms like Karnaugh map or tabulation method.
4. Analyze the design procedures of Combinational logic circuits like adder, binary adder, carry look ahead adder
5. Understand Half and Full Adders, Subtractors, Serial and Parallel Adders, BCD Adder.
6. Analyze Barrel shifter and ALU
7. Understand bi-stable elements like latches, flip-flop and illustrate the excitation tables of different flip flops.
8. Analyze and apply the design procedures of small sequential circuits to build the gated latches.
9. Understand the concept of Shift Registers and implement the bidirectional and universal shift registers.
10. Implement the synchronous counters using design procedure of sequential circuit and excitation tables of flip – flops.
11. Implement the Asynchronous counters using design procedure of sequential circuit and excitation tables of flip – flops.
12. Analyze TTL NAND gate, Specifications, Noise margin, Propagation delay, fan-in, fan-out.
13. Implement Tristate TTL, ECL, CMOS families and their interfacing, Memory elements.
14. Understand Concept of Programmable logic devices like FPGA. Logic implementation using Programmable Devices.
15. Design entry: Schematic, FSM & HDL, different modeling styles in VHDL,

16. Understand Data types and objects, Dataflow, Behavioral and Structural Modeling,  
 17. Analyze Synthesis and Simulation VHDL constructs and codes for combinational and sequential circuits.

**LIST OF EXPERIMENTS**

<b>WEEK -1</b>	<b>REALIZATION OF A BOOLEAN FUNCTION</b>
Design and simulate the HDL code to realize three and three variable Boolean functions	
<b>WEEK-2</b>	<b>DESIGN OF DECODER AND ENCODER</b>
Design and simulate the HDL code for the following combinational circuits a. 3 to 8 Decoder b. 8 to 3 Encoder (With priority and without priority)	
<b>WEEK-3</b>	<b>DESIGN OF MULTIPLEXER AND DEMULTIPLEXER</b>
Design and simulate the HDL code for the following combinational circuits a. Multiplexer b. De-multiplexer	
<b>WEEK -4</b>	<b>DESIGN OF CODE CONVERTERS</b>
Design and simulate the HDL code for the following combinational circuits a. 4 - Bit binary to gray code converter b. 4 - Bit gray to binary code converter c. Comparator	
<b>WEEK -5</b>	<b>FULL ADDER AND FULL SUBTRACTOR DESIGN MODELING</b>
Write a HDL code to describe the functions of a full Adder and full subtractor using three modeling styles	
<b>WEEK -6</b>	<b>DESIGN OF 8-BIT ALU</b>
Design a model to implement 8-bit ALU functionality	
<b>WEEK -7</b>	<b>HDL MODEL FOR FLIP FLOPS</b>
Write HDL codes for the flip-flops - SR, D, JK, T	
<b>WEEK -8</b>	<b>DESIGN OF COUNTERS</b>
Write a HDL code for the following counters a. Binary counter b. BCD counter (Synchronous reset and asynchronous reset)	
<b>WEEK-9</b>	<b>HDL CODE FOR UNIVERSAL SHIFT REGISTER</b>
Design and simulate the HDL code for universal shift register	

<b>WEEK-10</b>	<b>HDL CODE FOR CARRY LOOK AHEAD ADDER</b>
Design and simulate the HDL code for carry look ahead adder	
<b>WEEK-11</b>	<b>HDL CODE TO DETECT A SEQUENCE</b>
Write a HDL code to detect the sequence 1010101 and simulate the code	
<b>WEEK-12</b>	<b>CHESS CLOCK CONTROLLER FSM USING HDL</b>
Design a chess clock controller FSM using HDL and simulate the code	
<b>WEEK-13</b>	<b>TRAFFIC LIGHT CONTROLLER USING HDL</b>
Design a traffic light controller using HDL and simulate the code	
<b>WEEK-14</b>	<b>ELEVATOR DESIGN USING HDL CODE</b>
Write HDL code to simulate Elevator operations and simulate the code	
<b>Text Books:</b>	
1. J Bhaskar , “VHDL Primer”, 3 <sup>rd</sup> edition.	
<b>Reference Books:</b>	
1. Samir Palnitkar , “Verilog HDL: “A Guide to Digital Design and Synthesis”, Sun Microsystems Press, 2 <sup>nd</sup> Edition, 2003.	
2. T.R. Padmanabhan, B. Bala Tripura Sundari, “Design Through Verilog HDL”, New Jersey, Wiley- IEEE Press, 2009. ISBN: 978-0-471-44148-9	
3. Zainalabedin Navabi, “Verilog Digital System Design”, TMH, 2 <sup>nd</sup> Edition, 2008.	
4. Peter Minns, Ian Elliott, “ FSM-based Digital Design using Verilog HDL”, John Wiley & Sons Ltd, 2008.	
<b>Web References:</b>	
1. <a href="https://inst.eecs.berkeley.edu/~cs150/fa06/Labs/verilog-ieee.pdf">https://inst.eecs.berkeley.edu/~cs150/fa06/Labs/verilog-ieee.pdf</a>	
2. <a href="http://www.asic-world.com/">http://www.asic-world.com/</a> <a href="http://www.sxecw.edu.in">www.sxecw.edu.in</a>	
<b>SOFTWARE AND HARDWARE REQUIREMENTS FOR A BATCH OF 36 STUDENTS:</b>	
<b>HARDWARE:</b> Desktop Computer Systems 36 nos	
<b>SOFTWARE:</b> Xilinx	

**HOD, ECE**