INSTITUTE OF AERONAUTICAL ENGINEERING

(Autonomous) Dundigal, Hyderabad - 500 043

# ELECTRONICS AND COMMUNICATION ENGINEERING

## **TUTORIAL QUESTION BANK**

Course Title	VLSI	DESI	GN					
Course Code	AEC01	AEC017						
Programme	B.Tech							
Semester	VII ECE							
Course Type	Core							
Regulation	IARE - R16							
	Theory Practical							
	Lecture	es	Tutorials	Credits	Laboratory	Credits		
Course Structure	3		1	4	3	2		
Chief Coordinator	Ms. K S Indrani , Assistant Professor							

### **COURSE OBJECTIVES:**

2000

The course	e should enable the students to:
Ι	Have skills to use concepts of MOS devices for the fabrication of integrated chips (IC's).
II	Familiarize CMOS layout rules in the placement and routing of transistors and interconnect, and to verify the functionality, timing, power, and parasitic effects.
III	Demonstrate the ability to design static CMOS combinational and sequential logic at the transistor level, including mask layout.
IV	Focus in selecting appropriate building blocks of data path for given system.

#### **COURSE OUTCOMES (COs):**

CO 1	Explore the basic operations of MOSFET, parameters to be considered which effects the operation of
	MOS, effect of scaling on MOS devices, how to overcome draw back.
CO 2	Understand various VLSI design styles, fabrication process of MOS, able to analyze the inverter

	characteristics, understand the delay, noise margin and power dissipation of MOS transistor.
CO 3	Use Physical design rules to be followed for MOS designs, understand drawbacks of interconnects
	reliability issues and the effect of CMOS latch-up.
CO 4	Understand various gate level designs, analyze various performance parameters like area, speed and
	capacitance and study the Fan-In and Fan-out
CO 5	Understand design options for common datapath operators, various memories, low power memories.
	Analyze various timing issues, clocking strategies of VLSI designs and study various digital designs.

## **COURSE LEARNING OUTCOMES:**

AEC017.01	Understand fundamentals of MOS devices and its V-I characteristics.
AEC017.02	Analyze the effect of parasitic elements on MOS device, effect of threshold voltage MOSFET.
AEC017.03	Understand the importance and effect of scaling on MOS devices; analyze the latest trends in
	CMOS technology.
AEC017.04	Understand the basic CMOS nano technology and the importance of it.
AEC017.05	Understand the fabrications steps involved in the MOS transistor.
AEC017.06	Study various inverter characteristics of NMOS, CMOS.
AEC017.07	Understand the effect of delay, noise margin and power dissipation of MOS devices.
AEC017.08	Understand implementation of logic designs using MOS transistors series & parallel circuits.
AEC017.09	Study other logic families like pass transistor logic, Bi-CMOS logic, and various pull-up
	networks
AEC017.10	Understand to implement layers using stick diagram along with the color representation
AEC017.11	Study the design rules of transistors, wires , contacts and layouts with respect to width, length
	and spacing based on type of technology.
AEC017.12	Understand effects on VLSI Interconnects and electron migration.
AEC017.13	Study the latch up problems and reliability issues of CMOS
AEC017.14	Understand various gate level designs for the logics and study about Fan-In and Fan-out.
AEC017.15	Analyze the effect of various capacitances of MOS devices on propagation delay and study
	about the reduction of RC values based on the choice of layers in the MOS devices.
AEC017.16	Understand the implementation strategies of VLSI design.
AEC017.17	Understand the design of programmable logic devices and analyze the speed and area tradeoffs.
AEC017.18	Understand data path subsystem designs, array subsystem designs.
AEC017.19	Understand the operation of various static and dynamic latches and registers.
AEC017.20	Analyze the timing issues and the clock strategies of VLSI designs.
AEC017.21	Understand the purpose and operation of Low power memory Circuits
AEC017.22	Study various Synchronous and asynchronous circuit design; understand the operation of static and
	dynamic latches and registers.

	TUTORIAL QUESTION	BANK			
	MODULE-I				
	MOSFETS				
PART-A (SHORT ANSWER OUESTIONS)					
		Blooms	Course	Course	
S. No	Questions	Taxonomy	Objective	learning	
		Level	J. J	Outcome	
1	What is sub threshold region	Understand	CO1	AEC017.01	
2	Define sub-threshold current	Remember	CO1	AEC017.02	
3	What is super threshold region	Understand	CO1	AEC017.02	
4	Write down mathematical expression of drain current	Remember	CO1	AEC017.01	
	in saturation region of MOSFET				
5	Write down mathematical expression of drain current	Remember	CO1	AEC017.01	
	non saturation region of operation in MOSFET	·			
6	State why nMOS technology is preferred more than PMOS technology	Understand	CO1	AEC017.01	
7	What are the operating regions for an MOSFET.	Understand	<b>CO</b> 1	AEC017.01	
8	Define threshold voltage of MOSFET	Remember	CO1	AEC017.02	
9	Define channel length modulation	Remember	CO1	AEC017.02	
10	State Moore's Law	Understand	<b>CO</b> 1	AEC017.01	
11	Compare enhancement and depletion mode of MOSFET	Understand	<b>CO</b> 1	AEC017.01	
12	What is the effect of scaling on channel resistance ?	Understand	<b>CO</b> 1	AEC017.04	
13	Why Moore's law is ending?	Understand	<b>CO</b> 1	AEC017.04	
14	What is BiCMOS technology?	Understand	<b>CO</b> 1	AEC017.03	
15	How MOSFET is better than BJT?	Understand	<b>CO</b> 1	AEC017.01	
16	Define body effect	Remember	<b>CO</b> 1	AEC017.03	
17	Define accumulation of Mos structure?	Understand	<b>CO</b> 1	AEC017.01	
18	Define inversion of Mos structure?	Understand	CO1	AEC017.01	
19	Define depletion of Mos structure?	Understand	CO1	AEC017.01	
20	Define gate capacitance?	Understand	CO1	AEC017.01	
	PART-B (LONG ANSWER QU	JESTIONS)			
1	Derive the expression for drain current of MOSFET in linear region?	Understand	CO1	AEC017.01	
2	Draw V-I characteristics and explain the operation of nMOS enhancement MOSFET.	Understand	CO1	AEC017.01	
3	Draw V-I characteristics and explain the operation of nMOS depletion MOSFET.	Remember	CO1	AEC017.01	
4	Derive the threshold voltage for NMOS enhancement transistor.	Understand	CO1	AEC017.01	
5	Discuss in detail about Short Channel Effects	Remember	CO1	AEC017.04	
6	Discuss in detail about the effects of scaling of MOS devices	Understand	CO1	AEC017.04	
7	Explain in detail about transistor scaling and any four parameters.	Understand	CO1	AEC017.04	
8	Derive the formula for MOS transistor trans-	Understand	CO1	AEC017.01	
9	Explain about the projections in VLSI design & technology	Understand	CO1	AEC017.03	
10	Explain Bi-CMOS fabrication in an n-well process	Understand	CO1	AEC017.03	
11	Write the Comparision between CMOS and bipolar technologies.	Understand	CO1	AEC017.01	
12	Illustrate the CMOS inverter DC characteristics and obtain the relationship for output voltage at different	Understand	CO1	AEC017.03	

	region in the transfer characteristics.			
13	Explain Enhancement mode transistor action for	Understand	CO1	AEC017.01
	different cases of Vgs, Vds ?			
14	Explain how a bipolar NPN transistor is included in n-	Understand	CO1	AEC017.03
	well CMOS processing. Draw the cross section of Bi-			
	CMOS.			
15	Show mathematically the effect of scaling on gate	Understand	CO1	AEC017.04
	capacitance, Delay, IDSS and channel resistance.			
16	If the threshold of an nMOS transistor is to be raised,	Understand	CO1	AEC017.04
	Should a positive or negative substrate bias be used?			
17	Explain ? Driefly Evaluin shout MOSEET peresitie?	Understand	CO1	AEC017.04
1/	Diff. E. Lin to (CMOS constants)	Understand	C01	AEC017.04
18	Briefly Explain about CMOS nanotechnology?	Understand	<u> </u>	AEC017.04
19	Differentiate CMOS technology and nano technology?	Understand	COI	AEC017.04
20	Demonstrate Accumulation, depletion and inversion of	Understand	CO1	AEC017.04
	MOS structure with neat diagram?			
	PART-C (PROBLEM SOLVING AND CRITICAL		QUESTI	UNS)
1	An nMOS transistor is operating in saturation region with	Understand	COI	AEC017.01
	the following parameters. $V_{\rm GS} = 5 \text{ V}$ , $V_{\rm T} = 1.2 \text{ V}$ , $\text{W/L} = 10$ ,			
	$\mu_n C_{0x} = 110 \ \mu \text{ A/V}$ . Find trans-conductance and output			
2	Analyze the effect of scaling on channel resistance and	Understand	CO1	AFC017.02
2	maximum operating frequency	Onderstand	001	ALCOIT.02
3	Analyze the effect of substrate bias voltage on threshold	Understand	CO1	AEC017.02
C C	voltage for n-MOSFET depletion transistor.	Charlotana	001	1120017102
4	Consider the nMOS transistor in a 180 nm process with a	Remember	CO1	AEC017.02
	nominal threshold voltage of 0.4 V and a doping level of			
	$8 \times 1017 \text{ cm}^{-3}$ . The body is tied to ground with a substrate			
	contact. How much does the threshold change at room			
	temperature if the source is at 1.1 V instead of 0?			
5	Consider an nMOS transistor in a 0.6 µm process with	Understand	CO1	AEC017.02
	W/L = $4/2 \lambda$ (i.e., 1.2/0.6 µm). In this process, the gate			
	oxide thickness is 100 A and the mobility of electrons is $250 \text{ m}^2 \Omega V$ . The there is 0.7 V. Plat V			
	$350 \text{ cm}2/\text{V} \cdot \text{s}$ . The threshold voltage is 0.7 V. Plot $I_{ds}$ vs.			
6	$v_{\rm DS}$ for $v_{\rm GS} = 0, 1, 2, 5, 4$ , and 5 v.	Understand	CO1	AEC017.01
0	with the following parameters $V_{cc} = 4V V_{r} = 1.0V W/I$	Understand	COI	AEC017.01
	=100 $\mu_{\rm c}$ C <sub>m</sub> =90 $\mu$ A/V <sup>2</sup> Find drain current and drain to			
	source resistance			
7	llustrate the relationship between <i>I</i> DS versus <i>V</i> DS of	Understand	CO1	AEC017.01
	for various region of operations			
8	A pMOS transistor is operating in non-saturation region	Understand	CO1	AEC017.02
	with the following parameters. $V_{GS} = -4.5V$ , $V_T = -1.0V$ ,			
	W/L =95, $\mu_n C_{ox}$ =95 $\mu$ A/V <sup>2</sup> . Find drain current and drain to			
	source resistance.			
9	For a CMOS inverter, calculate the shift in the transfer	Understand	CO1	AEC017.02
	characteristic curve when $\beta_{\rm n}/\beta_{\rm p}$ ratio is varied from 1/1 to			
10	10/1.	Understand	CO1	AEC017.01
10	An involution transition is operating in saturation region with the following parameters $V = -5V V - 1.2V W/I = 10$	Understand	COI	AEC017.01
	une ronowing parameters. $v_{GS} = 5 v$ , $v_T = 1.2 v$ , $w/L = 10$ , $\mu C_1 = -110 \mu A/V^2$ Find transconductance of the device			
		II		l
	UNIT-II VI SI DESICN STVI E	'S		
	Y LOI DEDIGIN OT I LE DADT A (SHODT ANSWED OF			
1	FAR1-A(SHUK1 ANSWER QU	Domombor	CO2	AEC017.05
1	state the unificient types of CiviOs processes	Kennennber	002	AEC017.05

2	Explain about pull down device	Romember	CO2	AEC017.00
2	Explain about pull up device	Remember	<u>CO2</u>	AEC017.09
3	Explain about pull up device	Demember	<u> </u>	AEC017.05
4	Thustrate the steps involved in twin-tub process	Remember	<u> </u>	AEC017.05
5	List the advantages of CMOS process	Remember	<u> </u>	AEC017.06
6	Draw pass transistor logic symbol for NMOS and PMOS	Remember	CO2	AEC017.05
	transistor.			
7	What is level restorer?	Understand	CO2	AEC017.07
8	What is propagation delay time? Write down mathematical	Understand	CO2	AEC017.07
	expression for propagation delay?			
9	What is rise time	Remember	CO2	AEC017.07
10	What is fall time	Remember	CO2	AEC017.07
11	What is total power consumption?	Remember	CO2	AEC017.07
12	Define leakage power consumption	Understand	CO2	AEC017.07
13	Define switching power consumption	Remember	CO2	AEC017.07
14	Define Short circuit power consumption	Remember	CO2	AEC017.07
15	What are the limitations of nMOS inverter circuit using	Remember	<u>CO2</u>	AEC017.07
15	enhancement mode transistor pullun	Remember	002	71LC017.07
16	What are the causes of static power dissipation?	Remember	CO2	AEC017.07
10	Write the expression for total power dissipation?	Remember	<u> </u>	AEC017.07
17	Define chart circuit nerver discipation?	Demember	<u> </u>	AEC017.07
18	Define short circuit power dissipation?	Remember	<u> </u>	AEC017.07
19	Draw the circuit diagram and characteristic of nMOS	Remember	002	AEC017.08
	depletion mode transistor pull-up?	<b>D</b>		
20	Draw the circuit diagram and transfer characteristic of	Remember	CO2	AEC017.08
	CMOS transistor pull-up?			
	PART-B (LONG ANSWER QU	ESTIONS		
1	Define Noise margin and what is the effect of it on MOS	Remember	CO2	AEC017.09
	transistor?			
2	Explain about NMOS fabrication Process with neat	Understand	CO2	AEC017.05
	diagrams			
3	Explain about PMOS fabrication flow	Understand	CO2	AEC017.05
4	Explain about various masking steps in P-well process of	Understand	CO2	AEC017.05
	CMOS ?			
5	Explain about nMOS inverter operation with neat circuit	Remember	CO2	AEC017.06
-	diagram?			
6	Explain about pass transistor logic, what are the	Remember	CO2	AEC017.06
0	advantages and disadvantages of it?	1.0	001	1120017100
7	Explain the terms figure of merit of MOSEET and output	Remember	CO2	AEC017.07
,	conductance using necessary equations	Remember	002	712017.07
8	Illustrate the CMOS inverter DC characteristics and	Understand	CO2	AEC017.06
0	obtain the relationship for output voltage at different	Onderstand	002	ALC017.00
	region in the transfer characteristics			
0	Explain the various forms of null une with aircuit	Domomhor	CO2	AEC017.00
9	diagram and characteristics?	Kemember	002	AEC017.09
10	Draw and aurilain basis anagation of simple Di CMOS	Understand	<u> </u>	AEC017.05
10	Draw and explain basic operation of simple BI-CMOS	Understand	02	AEC017.05
11	Inverter	D 1	000	150017.07
11	Briefly explain about static power dissipation with neat	Remember	002	AEC017.07
	diagram?		~~~	
12	Briefly explain about Dynamic power dissipation ?	Remember	CO2	AEC017.07
13	Derive the expression for $V_{in}$ in terms of $\beta$ ratio for	Remember	CO2	AEC017.06
	CMOS inverter and also draw various transfer			
	characteristics for different β ratios?			
14	What are the draw backs of simple Bi-CMOS inverter	Remember	CO2	AEC017.06
	how to overcome the draw backs?			
15	Explain about nMOS inverter transfer characterstics with	Remember	CO2	AEC017.06
	neat diagram?			

16	What are the advantages of Bi-CMOS Technology?	Remember	CO2	AEC017.06
17	Explain about various steps in n-well process of CMOS?	Understand	CO2	AEC017.05
19	Derive the necessary condition for the dimensions of 'Wn	Remember	CO2	AEC017.05
10	and Wn' of CMOS inverter for satisfactory operation	Remember	002	ALCOIT.00
19	For a CMOS inverter calculate the shift in the transfer	Remember	CO2	AEC017.06
17	characteristic curve when $\beta_{\rm r}/\beta_{\rm r}$ ratio is varied from 2/1 to	itementer	002	THEOT /
	10/1.			
20	Derive the equation for rise time for CMOS inverter	Remember	CO2	AEC017.06
	PART-C (PROBLEM SOLVING AND CRITICA	L THINKING	<b>FOUESTIC</b>	ONS)
1	Explain the fabrication process of Bi-CMOS by	Remember	CO2	AEC017.05
	comparing with CMOS fabrication.			
2	Explain Bi-CMOS inverter, properties and various forms	Remember	CO2	AEC017.05
	of Bi-CMOS inverters to overcome drawbacks?			
3	Interpret the Pull-up to pull-down ratio (Zpu/Zpd) for an	Remember	CO2	AEC017.05
	nMOS inverter driven through one or more Pass			
	Transistors.			
4	Interpret the Pull-up to pull-down ratio $(Z_{pu}/Z_{pd})$ for an	Remember	CO2	AEC017.05
	nMOS inverter driven by another nMOS inverter			
5	Explain different series and parallel combinations of pull-	Understand	CO2	AEC017.09
	up and pull-down networks.		a a a	150017.04
6	Give an expression for the output voltage for the pass	Remember	CO2	AEC017.06
	effect			
	enect.			
	т т			
	(a) (b) √			
	$\diamond$ $\checkmark$			
	Тт			
	× ∇			
7	Suppose $V_{DD}=1.2$ V and $V_t=0.4$ V. Determine Vout in	Remember	CO2	AEC017.06
	Figure for the following. Neglect the body effect.			
	a) $Vin = 0 V$ b) $Vin = 0.6 V$ c) $Vin = 0.9 V$ d) $Vin = 1.2 V$ .			
	V			
	VDD			
	vin - Vout			
8	For a CMOS inverter, calculate the shift in the transfer	Understand	CO2	AEC017.06
-	characteristic curve when $\beta_n / \beta_p$ ratio is varied from 1/1 to			
	10/1			
9	A novel inverter has the transfer characteristics shown in	Understand	CO2	AEC017.07
	Figure What are the values of VIL, VIH, VOL, and VOH			
	that give best noise margins? What are these high and low			
	noise margins?			

.

	V <sub>out</sub> 1.2 0.9 0.6 -			
	0.3 0 0.3 0.6 0.9 1.2			
10	Show that $Wp = 2.5$ Wn for satisfactory operation of CMOS inverter	Remember	CO2	AEC017.06
	UNIT-III			
	VLSI PHYSICAL DES	IGN		
	PART-A (SHORT ANSWER Q	UESTIONS)		
1	Define Stick Diagram ?	Understand	<u>CO3</u>	AEC017.10
2	what is the use of Stick diagram	Remember	<u> </u>	AEC017.10
3	depletion mode inverter?	Remember	03	AEC017.10
4	Draw the stick encoding ?	Understand	CO3	AEC017.10
5	What are the properties of stick diagram?	Understand	CO3	AEC017.10
6	Sketch the stick diagram for 2 input nMOS nor gate.	Understand	CO3	AEC017.11
7	List out the components not shown by stick diagram	Understand	CO3	AEC017.10
8	Give the colour representation of various layers?	Understand	CO3	AEC017.10
9	Define hot carriers?	Understand	CO3	AEC017.12
10	Define hot spots?	Understand	CO3	AEC017.12
	CIE II			
1	Write a short notes on electron migration?	Understand	CO3	AEC017.12
2	Explain about transistor design rules for NMOS.	Remember	CO3	AEC017.11
3	Design layout diagram for nMOS inverter.	Understand	CO3	AEC017.11
4	What are the remedies to avoid Latch-up?	Remember	CO3	AEC017.13
5	Give Lambda based rules for different layers by specifying its spacing and width?	Remember	CO3	AEC017.11
6	Give Lambda based rules for VDD and VSS contacts?	Understand	CO3	AEC017.11
7	What is the effect of resistance, inductance of a wire on delay?	Remember	CO3	AEC017.12
8	List out all hard errors that causes in Integrated circuits?	Understand	CO3	AEC017.12
9	Write the equation for MTTF and write about each term?	Understand	CO3	AEC017.12
10	Define soft errors?	Understand	CO3	AEC017.12
	PART-B(LONG ANSWER QUI	ESTIONS)		
1	Explain clearly the nMOS Design rules with an example.	Understand	CO3	AEC017.11
2	Explain clearly the CMOS Design rules with an example.	Remember	CO3	AEC017.11
3	What are contact cuts? Explain buried and but contacts with cross sectional and top view diagrams	Remember	CO3	AEC017.11
4	Discuss CMOS design style. Compare with NMOS design style.	Understand	CO3	AEC017.11
5	Sketch the transistor level diagram for the expression Y=AB+CD and also draw the corresponding Stick diagram representation using CMOS logic.	Understand	CO3	AEC017.10
6	What is stick diagram and what are Rules for drawing Stick Diagrams?	Understand	CO3	AEC017.10

7	Draw the simple metal nMOS process rules?	Understand	CO3	AEC017.11
8	Draw the encodings for double metal CMOS p-well	Understand	CO3	AEC017.11
	process ?			
9	Explain about Euler's rule for physical design with an	Understand	CO3	AEC017.11
	example?			
10	Explain design rules for wires, n-diffusion, p-diffusion,	Understand	CO3	AEC017.11
	n-well?			
	CIE-II			-
1	Explain the latch up in CMOS in detail with neat	Understand	CO3	AEC017.13
	diagram.			
2	Explain with neat diagrams about 2 µm CMOS Design	Understand	CO3	AEC017.11
	rules for wires, Contacts and transistors?			
3	Explain about various reliability issues in CMOS VLSI	Understand	CO3	AEC017.13
	using bathtub curve?			
4	What is Interconnects and explain the effect of it on	Remember	CO3	AEC017.12
	circuit?			
5	Define various failure mechanisms that occurs in	Remember	CO3	AEC017.13
	traditional VLSI?			
6	Explain design rules for transistors (nMOS, pMOS,	Understand	CO3	AEC017.12
	CMOS)?			
7	Briefly explain about delay that occurs due to	Remember	CO3	AEC017.12
	interconnects?			
8	Explain about cross talk and its effects?	Remember	CO3	AEC017.12
9	Explain the effect of resistance on the interconnect?	Remember	CO3	AEC017.12
10	Sketch a transistor-level schematic for a compound	Understand	CO3	AEC017.12
10	CMOS logic gate for each of the following functions:	Chacibtana	005	THEOTTINE
	$V = (AB + C) \cdot D$ and draw the layout diagram of it			
	PART-C (PROBLEM SOLVING AND CRITICAL	THINKING C	DUESTIONS	
1	Draw the nMOS diagram and stick diagram for	Understand	CO3	AEC017 10
1	$\mathbf{x} = (\mathbf{A}\mathbf{B} + \mathbf{C}\mathbf{D})^{1}$	Understand	005	ALC017.10
2	$\mathbf{y} = (\mathbf{A}\mathbf{D} + \mathbf{C}\mathbf{D})$	I I u de note u d	CO2	AEC017 10
2	Draw the circuit schematic and suck diagram of CMOS	Understand	COS	AEC017.10
2	2-Input NAND Gate	TT. 1	002	AEC017 10
3	Design a stick diagram for NMOS EX-OR gate along	Understand	03	AEC017.10
4	with transistor schematic	TT 1 / 1	602	450017 10
4	Draw the schematic diagram and stick diagram of 4:1	Understand	003	AEC017.10
	Multiplexer?			
5	Design a stick diagram for CMOS EX-NOR gate along	Understand	CO3	AEC017.10
	with transistor schematic			
	CIE-II	<b>TT 1</b> • •	<b>C</b> 22	
1	Design a layout diagram for the pMOS logic Y=	Understand	CO3	AEC017.11
	(AB+AC+BC) <sup>°</sup> .			
2	Design a stick diagram and layout for two input CMOS	Understand	CO3	AEC017.11
	NOR gate indicating all the width and spacing layers.			
3	Draw the stick diagram and mask layout for a CMOS	Understand	CO3	AEC017.11
	two input NOR gate.			
4	Design a layout diagram for the pMOS logic	Understand	CO3	AEC017.11
	Y = A(B + C.)			
5	Draw the diagram of $y=(A+BC+CD)^{1}$ using Euler's rule	Understand	CO3	AEC017.11
	and represent layout diagram?	L		
	UNIT-IV			
	LOGIC DESIGN AND IMPLEMENTA	<b>FION STRAT</b>	EGIES	
	PART-A (SHORT ANSWER QU	JESTIONS)		
1	Draw the standard configuration of any logic circuit in C	Remember	CO4	AEC017.16
	MOS logic		_	
2	Draw the standard configuration of any logic circuit in	Remember	CO4	AEC017.16

	NMOS logic			
3	What is the basic difference between dynamic and static	Understand	CO4	AEC017.16
	CMOS logic ?			
4	Explain pass transistor using N MOSFET	Remember	CO4	AEC017.16
5	Explain pass transistor using P MOSFET	Remember	CO4	AEC017.16
6	How AND gate can be formed with pass transistors.	Remember	CO4	AEC017.16
7	What is the relative advantage of pseudo n-MOS logic	Understand	CO4	AEC017.16
,	compared to n-MOS logic ?	Chacibland	001	
8	State the formula for n-MOS inverter pair time delay	Remember	CO4	AEC017 15
9	State the formula for p-MOS inverter pair time delay	Remember	CO4	AEC017.15
10	What is firinge field canacitance?	Understand	CO4	AEC017.15
10	What is interlayer canacitance?	Understand	C04	AEC017.15
11	What is paripharal capacitance	Understand	CO4	AEC017.15
12	Differentiate between fen in and fen out	Understand	CO4	AEC017.13
13	Which lower is proformed for supply voltages in VI SI	Diluerstallu	C04	AEC017.14
14	Explain DAL with a next black discusses	Kennember Understand	C04	AEC017.13
15	Explain PAL with a near block diagram	Understand	C04	AEC017.17
16	Explain PLA with a neat block diagram	Understand	C04	AEC017.17
17	What is dynamic CMOS logic?	Understand	<u>CO4</u>	AEC017.19
18	What are the disadvantages of dynamic logic?	Understand	CO4	AEC017.19
19	What are the causes of dynamic power dissipation?	Understand	CO4	AEC017.19
20	Why single phase dynamic logic structure cannot be	Understand	CO4	AEC017.19
	cascaded? Justify.			
	PART-B (LONG ANSWER QUE	STIONS)		
1	Design a 2-input multiplexer using CMOS transmission	Understand	CO4	AEC017.16
	gates.			
2	Explain clocked CMOS logic and n-p CMOS logic.	Remember	CO4	AEC017.16
	Mention their advantages and disad vantages.			
3	Draw the dynamic CMOS logic three input nand gate and	Understand	CO4	AEC017.16
	elaborate it's operation			
4	What is CMOS domino logic and give its advantages and	Remember	CO4	AEC017.16
	disadvantages.			
5	Design two input nand gate in pseudo nMOS Logic and	Understand	CO4	AEC017.16
	derive the expression for Zpu/Zpd for pseudo inverter			
	MOS pair			
6	Define time delay unit and derive the expression for	Remember	CO4	AEC017.15
	nMOS inverter pair time delay			
7	Define time delay unit and derive the expression for	Remember	CO4	AEC017.15
	CMOS inverter pair time delay			
8	Derive the conditions for equal rise and fall times for	Remember	CO4	AEC017.15
	CMOS inverter			
9	Discuss in detail different types of capacitances in	Understand	CO4	AEC017.15
	MOSFETs			
10	State and explain different factors influencing choice of	Remember	CO4	AEC017.15
	layers.			
11	Draw and explain the functional block diagram of CPLD	Remember	CO4	AEC017.17
	with it's applications			
12	Describe and differentiate the properties of full custom	Understand	CO4	AEC017.17
	and semi custom design.			
13	Describe and differentiate the properties of full custom	Understand	CO4	AEC017 17
15	and semi custom design	Chaerbund	201	
14	Write the design style classification of Semi custom	Remember	CO4	AEC017 17
	design ASICs	remember	201	
15	Describe and differentiate between channeled gate array	Remember	CO4	AEC017 17
1.5	and channel less gate array	Kemennoer	0.04	/11/01/.1/
16	Describe the features of FPGA with functional block	Understand	CO4	AEC017 17
1 10	Deserve are realized of a 1 Gra with functional block	Shaerbund	0.04	111001/11/

	1'					
17			004	150017.17		
17	Explain boolean function realization using PLA with an example	Understand	CO4	AEC017.17		
18	Illustrate any boolean function realization using PALwith an example	Understand	CO4	AEC017.17		
19	Design three input nand gate in pseudo nMOS Logic and	Understand	CO4	AEC017.16		
	derive the expression for Zpu/Zpd_for pseudo inverter	Charlotand		1120017110		
	MOS pair					
20	Design a 3-input multiplexer using CMOS transmission	Understand	CO4	AEC017.16		
	gates.	Charlotana		1120017110		
PART-C (PROBLEM SOLVING AND CRITICAL THINKING OUESTIONS)						
1	Realize the function f=(AB+CD)' using nMOS and	Remember	CO4	AEC017.16		
	CMOS logic.					
2	Realize the function $f = A + BC$ using pseudo $-nMOS$	Remember	CO4	AEC017.16		
	logic.					
3	Derive the expression for rise and fall time of CMOS	Understand	CO4	AEC017.16		
	inverter. Comment on the expression derived.					
4	Draw and explain the circuit for function f=A+B+C+D	Remember	CO4	AEC017.16		
	using domino logic.					
5	Draw and explain the circuit for function f=(A+B)'	Remember	CO4	AEC017.16		
	using clocked C MOS logic					
6	Design 4:1MUX using transmission gate.	Understand	CO4	AEC017.16		
7	Calculate the gate capacitance value of 5mm technology	Understand	CO4	AEC017.16		
	minimum size transistor with gate to channel capacitance					
	value is $0.0004 \text{ pF/um}^2$ .					
8	Two NMOS inverters are cascaded to drive a capacitive	Understand	CO4	AEC017.16		
	load $C_L=14C_g$ as shown in figure. Calculate the pair delay					
	$V_{in}$ to $V_{out}$ interms of T for the data given.					
	Inverter A:L <sub>p.u</sub> =12 $\lambda$ W <sub>p.u</sub> =4 $\lambda$ L <sub>p.d</sub> =1 $\lambda$ W <sub>p.d</sub> =1 $\lambda$					
	Inverter B: $L_{p,u}=4\lambda$ $W_{p,u}=4\lambda$ $L_{p,d}=2\lambda$ $W_{p,d}=8\lambda$					
	Vin Vout					
	=					
9	Implement the the following functions using PLA	Understand	CO4	AEC017.17		
10	F1=AB'C'+AB'C+ABC; F2=A'BC+AB'C+ABC	TT 1 / 1	001	AE CO17 17		
10	Implement JK flip flop using PLA	Understand	C04	AEC017.17		
	UNIT-V	N				
	SUB SYSTEM DESIG					
1	PARI-A (SHORI ANSWER QU	ESTIONS)	00.5	AEC017 10		
1	What are digital functions categories?	Remember	<u> </u>	AEC017.19		
2	What are datapath operators?	Remember	<u> </u>	AEC017.19		
3	What are control structures?	Remember Remember	<u> </u>	AEC017.19		
4	what are control structures?	Remember	<u> </u>	AEC017.19		
3	What is commu look back adder?	Remember Remember	<u> </u>	AEC017.20		
0	What are Special purpose colle?	Remember Remember	<u> </u>	AEC017.20		
/	What is Manahastan community?	Remember	<u> </u>	AEC017.20		
ð 0	What is walloop tree multiplication?	Understand	<u> </u>	AEC017.20		
9 10	What is Derity generator?	Domombor	<u> </u>	AEC017.20		
10	What is three transistor dynamic DAM2	Remember Remember	<u> </u>	AEC017.21		
11	What are the closefficiency of his are countered.	Remember Demostration	<u> </u>	AEC017.21		
12	what are the classifications of binary counters?	Kemember	<u> </u>	AEC017.21		
15	Draw the 4-bit ripple carry adder.	Understand	005	AEC017.22		

14	Write about single-bit adders.	Remember	CO 5	AEC017.22	
15	Write short notes on ALUs	Understand	CO 5	AEC017.22	
PART-B (LONG ANSWER QUESTIONS)					
1	Design a 4-bit asynchronous Up-Counter with T Flip- Flops.	Understand	CO 5	AEC017.19	
2	Design a 4-bit asynchronous Down-Counter with T Flip- Flops.	Remember	CO 5	AEC017.19	
3	Design a 4-bit synchronous Up-Counter with T Flip- Flops.	Understand	CO 5	AEC017.19	
4	Design a 4-bit synchronous Down-Counter with T Flip- Flops	Remember	CO 5	AEC017.20	
5	Discuss about master-slave edge-triggered register.	Understand	CO 5	AEC017.20	
6	Discuss about dynamic transmission-gate edge-triggered registers.	Remember	CO 5	AEC017.20	
7	Design a 1-bit digital comparator.	Understand	CO 5	AEC017.21	
8	Discuss about Zero/One detector.	Understand	CO 5	AEC017.21	
9	Describe in detail about parity generators.	Remember	CO 5	AEC017.22	
10	Draw the schematic for tiny XOR gate and explain its operation.	Remember	CO 5	AEC017.22	
11	How the read operation occurs in DRAM cell?	Understand	CO 5	AEC017.21	
12	Draw the diagram of Pseudo –nMOS ROM and explain function of it?	Understand	CO 5	AEC017.21	
13	Draw the diagram of shift registers and how it will do operation on data?	Understand	CO 5	AEC017.21	
14	Explain various queue operations with diagram?	Understand	CO 5	AEC017.21	
15	How the multiplication occurs using booth encoding?	Understand	CO 5	AEC017.21	
16	Explain the operation of programmable ROM?	Understand	CO 5	AEC017.21	
17	Explain the operation of NAND ROM?	Understand	CO 5	AEC017.21	
18	Write short notes on the following Full adder and draw the MOS diagram of it?	Remember	CO 5	AEC017.22	
19	Explain the design principles of pipelining.	Understand	CO 5	AEC017.21	
20	Write notes on the Ripple-carry adder.	Remember	CO 5	AEC017.22	
PART-C (PROBLEM SOLVING AND CRITICAL THINKING QUESTIONS)					
1	Explain the path-delay measurement of combinational logic circuits.	Understand	CO 5	AEC017.19	
2	With example, explain what do you mean by transistor sizing?	Understand	CO 5	AEC017.19	
3	Explain about power distribution and clock distribution of routing procedure.	Remember	CO 5	AEC017.20	
4	Compare dynamic and re-circulating latches.	Understand	CO 5	AEC017.20	
5	Explain any one routing algorithm with suitable example.	Understand	CO 5	AEC017.21	
6	Draw and explain the structure of a carry look ahead adder.	Understand	CO 5	AEC017.21	
7	Why is static 6-transistor cell used for average CMOS system design?	Understand	CO 5	AEC017.21	
8	Write notes on the Manchester carry chain	Remember	CO 5	AEC017.22	
9	Design a schematic for an 8-word * 2-bit NAND ROM that serves a lookup table to Implement a full adder	Understand	CO 5	AEC017.22	
10	Draw the structure of a serial-parallel multiplier and explain it.	Understand	CO 5	AEC017.22	

**Prepared by** Ms. KS Indrani, Assistant Professor