



# INSTITUTE OF AERONAUTICAL ENGINEERING

(Autonomous)

Dundigal, Hyderabad - 500 043

## ELECTRONICS AND COMMUNICATION ENGINEERING

### TUTORIAL QUESTION BANK

<b>Course Name</b>	:	<b>Computer Organization and Operating Systems</b>
<b>Course Code</b>	:	A505166
<b>Class</b>	:	III B. Tech I Semester
<b>Branch</b>	:	Electronics and Communication Engineering
<b>Year</b>	:	2017 – 2018
<b>Course Faculty</b>	:	Mr. CH.Srikanth, Ms. A Swapna, Ms. A Lakshmi Assistant Professor

#### OBJECTIVES

To meet the challenge of ensuring excellence in engineering education, the issue of quality needs to be addressed, debated and taken forward in a systematic manner. Accreditation is the principal means of quality assurance in higher education. The major emphasis of accreditation process is to measure the outcomes of the program that is being accredited.

In line with this, Faculty of Institute of Aeronautical Engineering, Hyderabad has taken a lead in incorporating philosophy of outcome based education in the process of problem solving and career development. So, all students of the institute should understand the depth and approach of course to be taught through this question bank, which will enhance learner's learning process.

S. No	Questions	Blooms Taxonomy Level	Program Outcome
<b>2 MARKS QUESTIONS</b>			
<b>UNIT – I</b>			
<b>1. Group - I (Short Answer Questions)</b>			
1	<b>Explain</b> the role of program counter in Instruction execution?	Understand	1
2	<b>Describe</b> the basic functional units of a computer?	knowledge	1
3	<b>Define</b> memory access time.	Remember	2
4	<b>Explain</b> memory address register (MAR) and memory data register (MDR)?	Understand	1
5	<b>Define</b> two techniques used to increase the clock rate R?	Remember	2
6	<b>State</b> and Explain different types of addressing modes?	knowledge	2
7	<b>Describe</b> the IEEE standard for floating point numbers for single precision number.	knowledge	3
8	<b>Discuss</b> the single Bus architecture?	Understand	2
9	<b>Convert</b> the following numbers with the indicated bases to decimal $(101101)_2$ , $(736.4)_8$ , $(F3)_{16}$ , and $(101001.1011)_2$ ?	comprehension	3

S. No	Questions	Blooms Taxonomy Level	Program Outcome
10	<b>Represent</b> the number (+46.5) <sub>10</sub> as a floating point binary number with 24 bits.	Analyze	2
11	<b>Classify</b> the Arithmetic Micro operations?	Understand	1
12	<b>Show</b> the diagram of one stage arithmetic logic shift unit?	Apply	2
13	<b>State</b> the role of the registers involved in instruction execution.	knowledge	4
14	<b>List</b> out differences between Multiprocessors and Multicomputer.	knowledge	3
15	<b>Explain</b> the three instruction code formats of a basic computer.	Understand	5
16	<b>Describe</b> the instruction cycle with the help of a neat diagram. Also draw the flow chart for the same.	knowledge	4
17	<b>State</b> the difference between arithmetic shift and logical shift.	knowledge	3
18	<b>Discuss</b> the different types of addressing modes?	Understand	2
19	<b>Define</b> condition codes? Can a processor be designed without any condition codes?	Remember	1
20	<b>Explain</b> the four basic types of operations that need to be supported by an instruction set?	Understand	3
21	<b>Define</b> conditional code/ status registers in computer organization?	Remember	2
22	<b>Discuss</b> data structures that can be best supported using (a) indirect addressing mode (b) indexed addressing mode?	Understand	2
23	<b>Explain</b> the (r's) complement and (r-1)'s Complement.	Understand	3
24	<b>List</b> out the different computer instruction formats?	Knowledge	2
25	<b>Explain</b> Little endian and big endian scheme of instructions.	Understand	2
26	<b>Define</b> conditional branch in computer organization?	Remember	1
27	<b>Explain</b> the importance of RISC based System Architecture	Understand	5
28	<b>Explain</b> briefly about stored program organization with suitable example?	Understand	4
<b>2. Group - II (Long Answer Questions)</b>			
1	<b>Explain</b> the functional organization of a digital computer and explain the function of each element of a computer.	Understand	2
2	<b>Define</b> a digital computer? Discuss briefly on various types of computer.	Remember	1
3	<b>Illustrate</b> the diagram for connection between the processor and the memory and explain basic operational concepts of computer.	Apply	3
4	<b>Explain</b> about various buses such as internal, external, back plane, I/O System, address, data, synchronous	Understand	2
5	<b>Discuss</b> different Bus Structures in detail.	Understand	2
6	<b>Define</b> system software? Explain various functions of systems software.	Remember	3
7	<b>Explain</b> briefly about Basic Performance Equation.	Understand	2
8	<b>Explain</b> 2's Complement addition and Subtraction with numerical Examples.	Understand	2
9	The following transfer statements specify a memory. <b>Explain</b> the memory operation in each case. a) R←M[AR] b) M[AR]←R3 c) R←-	Understand	1

S. No	Questions	Blooms Taxonomy Level	Program Outcome
	M[R5]		
10	<b>Discuss</b> briefly about Floating point Representation with Example.	Understand	5
11	<b>Draw</b> a Bus system for four registers using Multiplexers. Explain it in detail.	Knowledge	2
12	<b>Discuss</b> Three-state Bus Buffers with neat Diagram	Understand	1
13	<b>Explain</b> Binary Adder- Sub tractor with Diagram in detail.	Understand	3
14	<b>Draw</b> and explain 4-bit arithmetic circuit with neat diagram.	Knowledge	2
15	<b>Discuss</b> different applications of Logical micro-operations with Examples.	Understand	2
16	<b>Explain</b> different Shift Micro-operations with examples.	Understand	3
17	<b>Explain</b> the Arithmetic Logic Shift Unit with block diagram.		2
18	<b>List</b> and explain Memory reference instructions in detail.	Knowledge	3
19	<b>Explain</b> different Phases of Instruction Cycle with Examples.	Understand	2
20	<b>Discuss</b> briefly about Program control along with interrupt Cycle.	Understand	3
21	<b>Explain</b> the following related to Stack Organization. a) Register Stack      b) Memory Stack	Understand	2
22	<b>Define</b> an instruction format? Explain different types of instruction formats in detail	Remember	1
23	<b>Explain</b> different types of addressing modes with Suitable examples	Understand	2
24	<b>Show</b> how can the following operation be performed using: a- three address instruction b- two address instruction c- one address instruction d- zero address instruction  $X = (A + B) * (C + D)$	Application	4
25	<b>List</b> and explain different Data Transfer instructions.	Knowledge	2
26	<b>Specify</b> few memory reference-instructions.		3
27	<b>List</b> and explain Different Data manipulation instructions.	Knowledge	2
28	<b>Define</b> Condition-code bits? <b>Explain</b> status bit conditions with neat Diagram?	Remember	3
29	<b>List</b> and explain conditional branch instructions?	Knowledge	2
30	<b>Define</b> program interrupt? Explain External interrupts and internal interrupts.	Remember	1
31	<b>Explain</b> briefly about RISC architecture.	Understand	2
32	<b>Compare</b> the RISC and CISC architecture		4
33	<b>Discuss</b> the basic differences between a branch instruction, a call subroutine instruction, and program interrupt?	Understand	2

### 3. Group - III (Analytical Questions)

1	<b>Illustrate</b> the signed magnitude, signed 1's complement, signed 2's complement for the decimal number -14.	Apply	5
2	<b>Convert</b> the following decimal numbers with the indicated bases to decimal. a) $(12121)_3$ b) $(4310)_5$ c) $(50)_7$ d) $(198)_{12}$	Understand	4
3	<b>Calculate</b> the subtraction with the following unsigned decimal numbers by taking the 10's complement of the subtrahend. 123900;090657;100000;000000	Apply	3
4	<b>Calculate</b> the arithmetic operations $(+42) + (-13)$ and $(-42) - (-13)$ in binary using signed 2's complement representation for negative numbers.	Apply	5
5	<b>Calculate</b> the arithmetic operations $(+70) + (+80)$ and $(-70) + (-80)$ with binary numbers in signed 2's complement representation. Use eight bits to accommodate each number together with its sign. Show	Apply	4

	that overflow Occurs in both cases.		
6	<b>Show</b> the number $(+46.5)_{10}$ as a floating-point binary number with 24 bits.	Apply	1
7	A 36-bit floating-point binary number has eight bits plus sign for the exponent and 26 bits plus sign for the mantissa. The mantissa is a normalized fraction. Numbers in the mantissa and exponent are in signed-magnitude representation. <b>Calculate</b> the largest and smallest positive quantities that can be represented, excluding zero.	Apply	1
8	Register A holds the 8 bit binary number 110111001. <b>Determine</b> the B operand and the logic micro operation to be performed in order to change the value in A to : a) 01101101 b) 11111101	Evaluate	2
9	Starting from an initial value of R=11011101, <b>Determine</b> the sequence of binary values in R after a logical shift-left, followed by a circular shift-right, followed by logical right and a circular shift left.	Evaluate	1
10	<b>Calculate</b> the following conditional control statement by two register transfer statements with control functions. If (p=1) then (R1← R2) else if (Q=1) then (R1←R3)	Apply	2
11	Register A holds the 4-bit binary number 1010 and Register B holds 4-bit binary number 1100. <b>Calculate</b> the A value by performing the following logical micro operations. a) selective-set b)mask c)selective- clear d)insert	Apply	2
12	An 8-bit register contains the binary value 10011100.Determine the register value after an arithmetic shift right? Starting from the initial number 10011100, <b>Determine</b> the register value after an arithmetic shift left,and state whether there is an overflow.	Evaluate	3
13	<b>Calculate</b> how many one-address instructions can be formulated when A Computer has 32-bit instructions and 12-bit address with 250 two-address instructions?	Apply	2
14	<b>List</b> a program to evaluate the arithmetic statement. $X = A [B + C (D + E)] \text{ Using Zero address instructions.}$ $\frac{F(G+H)}{\quad}$	Knowledge	3
15	<b>Calculate</b> the number of times control unit refer to memory when it fetches and executes an indirect addressing mode instruction if the instruction is a computational type requiring an operand from memory?	Apply	2
16	<b>Calculate</b> the address field of an indexed addressing mode instruction to make it the same as a register indirect mode instruction?	Apply	2
17	<b>List</b> the basic differences between a branch instruction, a call subroutine instruction, and a program interrupt?		3
18	The memory unit of a computer has 256K words of 32 bits each. The computer has an instruction format with four fields: an operation field, a register address field, a mode field, and a memory address. <b>Determine</b> the instruction format and the number of bits in each field if the instruction is in one memory word?	Evaluate	2
19	The program in a computer compares two unsigned numbers A and B by performing a subtraction A-B and updating the status bits. Let A=01000001 and B=10000100, <b>Calculate</b> the values of Status bits C (borrow) and Z?	Apply	3
20	A computer uses a memory unit with 256 words of 32 bits each. A binary instruction code is stored in one word of memory. The instruction has four parts: an indirect bit, an operation code, a register code part to specify one of 64 registers, and an address part. a. <b>Determine</b> how many bits are there in the operation code,the register code part and the address part b. <b>Draw</b> the instruction word format and indicate the number of bits in each part. c. <b>Determine</b> how many bits are there in the data and address inputs of	Evaluate	2

	the memory.		
--	-------------	--	--

S. No	Questions	Blooms Taxonomy Level	Program Outcome
<b>UNIT – II</b>			
<b>1. Group - I (Short Answer Questions)</b>			
1	<b>Describe</b> the two approaches used for generating the control signals in proper sequence.	Knowledge	5
2	<b>Define</b> the following: (a) Micro-operation (b) Micro-instruction (c) Micro-program (d) Micro-code.	Remember	5
3	<b>Explain</b> the factors to determine the control signals?	Understand	5
4	<b>Discuss</b> the features of the hardwired control?	Understand	4
5	<b>Define</b> micro programmed control?	Remember	3
6	<b>Explain</b> control word?	Understand	5
7	<b>Define</b> micro routine and microinstruction.	Remember	4
8	<b>Differentiate</b> hardwired control and micro-programmed control.	Understand	3
9	<b>Define</b> control store?	Remember	4
10	<b>Explain</b> the drawback of micro programmed control?	Understand	6
11	<b>Discuss</b> the drawback of assigning one bit position to each control signals?	Understand	7
12	<b>Explain</b> the drawback of micro programmed control?	Understand	2
13	<b>Define</b> Memory Access time.	Remember	2
14	<b>Explain</b> the Formula for the average access time experienced by the processor in a system with two levels of caches.	Understand	1
15	<b>Explain</b> the following terms. i. Hit rate and ii. Miss penalty.	Understand	5
16	<b>Distinguish</b> between the write-through and write-back policies pointing out their merits and demerits	Apply	4
17	<b>Define</b> the virtual memory organization and explain briefly?	Apply	3
18	<b>Explain</b> cache memory to reduce the execution time?	Understand	2
19	<b>Define</b> CPU registers, Main memory, Secondary memory and cache memory?	Understand	5
20	<b>List</b> the various types of semiconductor RAMs?	Understand	5
21	<b>Define</b> Random Access Memory and types of RAMs present?	Remember	4
22	<b>Explain</b> the necessary for memory hierarchy?	Understand	2
23	<b>Define</b> HIT and MISS ratio in memory with an example?	Remember	3
24	<b>Differentiate</b> SRAM and DRAM?	Understand	7
25	<b>List</b> out two kinds of address locality of reference in cache memory?	Knowledge	6
26	<b>List</b> out the two parameters for performance of a computer system?	Knowledge	4
27	<b>State</b> the differences between static and dynamic memories?	Knowledge	5
28	<b>Define</b> virtual or logical address?	Remember	6
29	<b>Define</b> cache memory? Explain how it is used to reduce the execution time?	Remember	5
30	<b>Explain</b> the mapping procedures adopted in the organization of a Cache Memory?	Understand	6
31	<b>Discuss</b> the function of a TLB? (Translation Look-aside Buffer)	Understand	7
32	<b>Differentiate</b> volatile and non-volatile memory organization?	Remember	6
33	<b>Discuss</b> the multilevel hierarchy of storage devices?	Understand	4
34	<b>Explain</b> memory management unit (MMU)?	Understand	5
35	<b>Discuss</b> the enhancements used in the memory management?	Understand	3
36	<b>List</b> the factors that determine the storage device performance?	Knowledge	2
37	<b>Define</b> locality of reference? What are its types of locality of reference?	Remember	1
38	<b>Explain</b> basic concept of virtual memory technique?	Understand	6
39	<b>Calculate</b> maximum size of the memory that can be used in a 16-bit computer and 32 bit computer?	Apply	3

S. No	Questions	Blooms Taxonomy Level	Program Outcome
	<b>UNIT – II</b>		
	<b>2. Group - II (Long Answer Questions)</b>		
1	<b>Define</b> Control memory? Explain Micro programmed Control Organization.	Remember	5
2	<b>Explain</b> operation of control unit of basic computer with diagram.	Understand	4
3	<b>Explain</b> briefly about Address Sequencing in control memory.	Understand	3
4	<b>Draw</b> and Explain the Microinstruction Format.		4
5	<b>Explain</b> the following related to Address Sequencing. a) Conditional branching b) Mapping of Instruction	Understand	6
6	<b>Explain</b> the Organization of Hardwired control in detail.	Understand	7
7	<b>List</b> the differences between hardwired control and micro programmed control.	Knowledge	2
8	<b>Explain</b> the Organization of Micro programmed control unit in detail.	Understand	2
9	<b>Explain</b> briefly about Micro-program Sequencer with diagram.	Understand	1
10	<b>Explain</b> the memory hierarchy with the reference of following metrics? a) Speed b) Cost c) Size	Understand	5
11	<b>Describe</b> Internal organization of memory chips in detail.	Knowledge	4
12	<b>Distinguish</b> between static and dynamic Memories pointing out their Merits and Demerits.	Analyze	3
13	<b>Explain</b> Read-Only Memories in detail.	Understand	2
14	<b>Explain</b> organization of a 1 K X 1 memory chip with neat diagram.	Understand	5
15	<b>Explain</b> i) ROM ii) PROM iii) EPROM iv) EEPROM.	Understand	5
16	<b>Discuss</b> Cache memories in detail		4
17	In many computers the cache block size is in the range of 32 to 128 bytes. <b>Discuss</b> the main advantages and disadvantage of making the size of cache blocks large or smaller?	Understand	3
18	<b>Define</b> a mapping function? Explain Associative mapping technique with its advantages and disadvantages?	Remember	4
19	<b>Explain</b> the following Cache Mapping Techniques (a) Direct Mapping (b) Set Associative Mapping.	Understand	6
20	<b>Distinguish between</b> write through write back policies pointing out their Merits and Demerits.	Analyze	7
21	<b>Explain</b> briefly about a) Hit Rate b) Miss Penalty with Examples.	Understand	6
22	<b>State</b> and Explain virtual memory organization technique with Diagram?	Knowledge	5
23	<b>Define</b> virtual memory? Explain with a diagram how virtual address can be mapped in to physical address using paging.	Remember	5
24	<b>Discuss</b> different RAID levels in detail with Diagrams	Understand	5
25	<b>Define</b> Page-fault? Explain the following page replacement algorithms with Examples a) FIFO b) LRU	Knowledge	4
26	<b>Explain</b> different Secondary Storage Devices with necessary Diagrams.	Understand	3
27	<b>Discuss</b> different RAID levels with Necessary Examples.	Understand	5

S. No	Questions	Blooms Taxonomy Level	Program Outcome
<b>UNIT – II</b>			
<b>3. Group - III (Analytical Questions)</b>			
1	<b>Explain</b> how the mapping from and instruction code to a micro instruction address can be done by means of a Read-only memory	Understand	3
2	<b>Show</b> how a 9 bit micro operation field in a micro instruction can be divided into subfields to specify 46 micro operations. How many micro operations can be specified in one micro instruction.	Apply	5
3	A computer has 16 registers, an ALU with 32 operations and a shifter with 8 operations, all connected to a common bus system a) <b>Formulate</b> a control word for a micro operation b) <b>Calculate</b> the number of bits in each field of the control word and give a general encoding scheme. c) <b>Show</b> the bits of the control word that specify the micro operation $R4 \rightarrow R5 + R6$	Apply	4
4	A RAM chip has a capacity of 1024 words of 8 bits each ( $1K \times 8$ ). <b>Calculate</b> the number of $2 \times 4$ decoders with enable line needed to construct a $16K \times 16$ RAM from $1K \times 8$ RAM?	Apply	3
5	<b>Calculate</b> The amount of ROM needed to implement a 4 bit multiplier?	Apply	4
6	A computer has a 256 K Byte, 4-way set associative, write back data cache with block size of 32 Bytes. The processor sends 32 bit addresses to the cache controller. Each cache tag directory entry contains, in addition to address tag, 2 valid bits, 1 modified bit and 1 replacement bit. <b>Calculate</b> the number of bits in the tag field of an address?	Apply	6
7	A 4-way set-associative cache memory unit with a capacity of 16 KB is built using a block size of 8 words. The word length is 32 bits. The size of the physical address space is 4 GB. <b>Calculate</b> The number of bits for the TAG field?	Apply	7
8	In a k-way set associative cache, the cache is divided into v sets, each of which consists of k lines. The lines of a set are placed in sequence one after another. The lines in set s are sequenced before the lines in set (s+1). The main memory blocks are numbered 0 onwards. <b>Calculate</b> The main memory block numbered j must be mapped to any one of the cache lines from?	Apply	2
9	Consider two cache organizations: The first one is 32 KB 2-way set associative with 32-byte block size. The second one is of the same size but direct mapped. The size of an address is 32 bits in both cases. A 2-to-1 multiplexer has a latency of 0.6 ns while a k bit comparator has a latency of $k/10$ ns. The hit latency of the set associative organization is $h_1$ while that of the direct mapped one is $h_2$ . <b>Calculate</b> The value of $h_1$ ?	Apply	2
10	In many computers the cache block size is in the range 32 to 128 bytes. <b>Discuss</b> the main advantages and disadvantages of making the size of the cache blocks larger or smaller?	Understand	6
11	An eight-way set-associative cache consists of a total of 256 blocks. The main memory contains 8192 blocks, each consisting of 128 words. 1. <b>Calculate</b> number of bits in the main memory address? 2. <b>Calculate</b> number of bits in the TAG, SET and WORD fields?	Apply	7
12	<b>Calculate</b> numbers of $128 \times 8$ RAM chips are needed to provide a memory capacity of 2048 bytes?	Apply	4
13	<b>Explain</b> how will you calculate time $T_b$ to access a block of data in serial access memory?	Understand	6
14	<b>Calculate</b> the number of page faults using First In First out (FIFO) Page Replacement Algorithm for the following CPU References. 3 4 5 6 4 7 4 0 6 7 4 7 6 5 6 4 5 3 4 5 10 Assume Main Memory contains 4 frames.	Apply	7



S. No	Questions	Blooms Taxonomy Level	Program Outcome
<b>UNIT - III</b>			
<b>1. Group - I (Short Answer Questions)</b>			
1	<b>Define</b> an I/O Interface?	Remember	7
2	<b>Describe</b> the factors considered in designing an I/O subsystem?	Knowledge	6
3	<b>Explain</b> Direct Memory Access	Understand	4
4	<b>Explain</b> the different methods used for handling the situation when multiple interrupts occurs?	Understand	8
5	<b>Define</b> polling?	Remember	5
6	<b>Define</b> intra segment and inter segment program control transfer in computer organization? (near and far pointer concept)	Remember	5
7	<b>Discuss</b> the need of interrupt controller?	Understand	6
8	<b>List</b> the two independent mechanisms for controlling interrupt request?	Knowledge	4
9	<b>Define</b> vectored interrupts?	Remember	7
10	<b>Distinguish</b> between memory mapped I/O and I/O mapped I/O?	Apply	9
11	<b>Define</b> bus.	Remember	4
12	<b>Discuss</b> the necessity of an interface in memory organization?	Understand	6
13	<b>Define</b> synchronous bus.	Remember	2
14	<b>Discuss</b> the usage of an I/O controller. In memory organization?	Understand	3
15	<b>Define</b> asynchronous bus.	Remember	4
16	<b>State</b> and explain memory mapped I/O?	knowledge	7
17	<b>Explain</b> program-controlled I/O?	Understand	5
18	<b>Explain</b> the performance consideration in pipeline format?	Understand	8
19	<b>Define</b> a privileged instruction?	Remember	4
20	<b>Discuss</b> bus arbitration?	Understand	3
21	<b>Define</b> port? What are the types of port available?	Remember	4
22	<b>Explain</b> PCI bus?	Understand	7
23	<b>Define</b> USB.	Remember	8
24	<b>Discuss</b> different objectives of USB?	Understand	9
25	<b>Distinguish</b> between a synchronous and an asynchronous data transfer mechanisms?	Apply	5
26	<b>Explain</b> a procedure to handle an interrupt?	Understand	5
27	<b>Define</b> DMA controller?	Remember	7
28	<b>Differentiate</b> synchronous and asynchronous communication?	Understand	6
29	<b>Discuss</b> how DMA have priority over the CPU while emory transfer in CPU?	Understand	7
30	<b>Discuss</b> memory mapped I/O in computer organization?	Understand	8
32	<b>Define</b> different factors considered while designing an I/O subsystem?	Remember	5
33	<b>Discuss</b> the need of interrupt controller while instructions are executed?	Understand	6
34	<b>Explain</b> DMA operation? State its advantages?	Understand	4
35	<b>List</b> out the major functions of I/O system?	Remember	3
36	<b>Define</b> a port? Explain various types of ports available?	Remember	9
37	<b>Explain</b> the program-controlled I/O with an example?	Understand	4
38	<b>Discuss</b> interrupt masks provided in any processor?	Understand	8
39	<b>Define</b> the necessity and advantage of multiplexing the address and data bus?	Remember	7
40	<b>Define</b> modes of data transfer in memory organization?	Remember	7
41	<b>Define</b> synchronous bus with read and write cycles?	Remember	5
42	<b>Define</b> asynchronous bus with read and write cycles?	Remember	9
43	<b>Explain</b> a privileged instruction set in memory?	Understand	7
44	<b>Explain</b> strobe control in asynchronous data transfer along with hand shaking problem?	Understand	5



S. No	Questions	Blooms Taxonomy Level	Program Outcome
<b>UNIT - III</b>			
<b>2. Group - II (Long Answer Questions)</b>			
1	<b>Distinguish</b> between memory mapped I/O and I/O mapped I/O.	Analyze	6
2	<b>Differentiate</b> isolated I/O and memory mapped I/O?	Analyze	4
3	<b>Discuss</b> I/O interface in detail with example.	Understand	7
4	<b>Explain</b> Strobe Control method of Asynchronous data transfer technique.	Understand	9
5	<b>Describe</b> Asynchronous serial transfer in detail.	Knowledge	4
6	<b>Discuss</b> First-In, First-Out Buffer with neat diagram.	Understand	6
7	<b>Discuss</b> Handshaking method of Asynchronous data transfer technique?	Understand	2
8	<b>Explain</b> briefly about Asynchronous communication interface with diagram.	Understand	3
9	<b>Discuss</b> DMA transfer technique in detail with block diagram?	Understand	4
10	<b>Explain</b> the following a)CPU-IOP communication b)Daisy- Chaining priority c)Bit-oriented protocol	Understand	7
11	<b>Discuss</b> the Character-oriented Protocol with Example.	Understand	5
	<b>Distinguish</b> between programmed I/O and Interrupt initiated IO with example.	Analyze	8
12	<b>Discuss</b> the following a) Parallel priority Interrupt. b)Priority Encoder	Understand	4
13	<b>Explain</b> briefly about DMA Controller with block diagram	Understand	3
14	<b>Explain</b> the operation of input output processor (IOP) with an example.	Understand	4
15	<b>Explain</b> different modes of Data Transfer to and From Peripherals	Understand	7
16	<b>Explain</b> 8089 Input-Output processor with necessary Diagram.	Understand	8
17	<b>Discuss</b> briefly about PCI bus with diagram.	Understand	9
18	<b>Discuss</b> the following a) Interrupt-initiated I/O      b) Interrupt Cycle	Understand	8
19	<b>Distinguish</b> between I/O Bus and Memory bus.	Analyze	4
20	<b>Discuss</b> USB Serial communication protocol in detail.	Understand	3
21	<b>Draw</b> and Explain the Connection of I/O bus to input-output devices		8
22	<b>Explain</b> briefly about Input-output Processor with Diagram.	Understand	4

S. No	Questions	Blooms Taxonomy Level	Program Outcome
<b>UNIT-III</b>			
<b>3. Group - III (Analytical Questions)</b>			
1	<b>Indicate</b> whether the following constitute a control, status, or data transfer commands. a. Skip next instruction if flag is set. b. Seek a given record on a magnetic disk.	Understand	8
2	A CPU with a 20-MHZ clock is connected to a memory unit whose access time is 40 ns. <b>Formulate</b> a read and write timing diagrams using a READ strobe and a WRITE strobe, Include the address in the timing diagram.	Create	5
3	<b>Calculate</b> the minimum number of bits that a frame must have in the bit-oriented protocol?	Apply	5
4	<b>Calculate</b> the number of characters per second can be transmitted over 1200-baud line in each of the following modes? a. Synchronous serial transmission. b. Asynchronous serial transmission with two stop bits.	Apply	6

5	In most computers an interrupt is recognized only after the execution of the current instruction. Consider the possibility of acknowledging the interrupt at any time during the execution of the instruction. <b>Discuss</b> the difficulty that may arise?	Understand	4
6	A DMA controller transfers 16-bit words to memory using cycle stealing. The words are assembled from a device that transmits characters at a rate of 2400 characters per second. The CPU is fetching and executing instructions at an average rate of 1 million instructions per second. <b>Calculate</b> how much the CPU be slowed down because of the DMA transfer?	Apply	7
7	<b>Analyze</b> how DMA interrupt have priority over the processor interrupt when both interrupts occur simultaneously?	Analyze	9
8	<b>Discuss</b> atleast six status conditions for the setting of individual bits in the status register of an Asynchronous communication interface?	Understand	4
9	<b>State</b> and explain the basic advantage of using interrupt initiated data transfer over transfer under programme control without an interrupt?	Knowledge	6
10	<b>Design</b> a parallel priority interrupt hardware for a system with eight interrupt sources.	Create	2
11	<b>Show</b> how the zero instruction works in the bit oriented protocol when a zero followed by the 10 bits that represent the binary equivalent of 1023 are transmitted ?	Apply	3

S. No	Questions	Blooms Taxonomy Level	Program Outcome
	<b>UNIT – IV</b>		
	<b>1. Group - I (Short Answer Questions)</b>		
1	<b>Define</b> Operating System? Explain the three main purposes of an operating system?	Remember	9
2	<b>Define</b> kernel? List at least two functions of the kernel.	Remember	11
3	<b>Define</b> thread? Explain about multithreading.	Remember	12
4	<b>Describe</b> the process state diagram	Knowledge	10
5	<b>Explain</b> the advantages of Multiprogramming	Understand	13
6	<b>State</b> the advantage of multiprocessor system	Knowledge	9
7	<b>Explain</b> the difference between multiprocessor and multiprocessing?	Understand	5
8	<b>Compare</b> user threads and kernel threads.	Analyze	11
9	<b>Discuss</b> the use of fork () and exec () system calls?	Understand	10
10	<b>Explain</b> the use of job queues, ready queues and device queues?	Understand	12
11	<b>State</b> and Explain advantages of context switch?	Knowledge	10
12	<b>Define</b> scheduler? List different types of Schedulers.	Remember	9
13	<b>Discuss</b> scheduling a process? What are the types of schedules available?	Understand	10
14	<b>Explain</b> about Multi-Threading Models.	Understand	11
15	<b>Discuss</b> various issues involved in implementing Inter process communication (IPC) in message passing system.	Understand	12
16	<b>Discuss</b> about Process concept and process scheduling	Understand	13
17	<b>Explain</b> the purpose of system calls? Discuss the types of system calls provided by a typical operating system.	Understand	10
18	<b>Differentiate</b> hard real system and soft real system?	Understand	13
19	<b>Explain</b> boot strap program? Where will it be stored?	Understand	12
20	<b>List</b> the difference between a trap and an interrupt? What is the use of each function?	Knowledge	11
21	<b>Define</b> dispatcher? List the Purposes of dispatcher.	Remember	10
22	<b>Define</b> logical address and physical address.	Remember	13
23	<b>Explain</b> logical address space and physical address space?	Understand	11
24	<b>Discuss</b> the main function of the memory-management unit?	Understand	12
25	<b>Explain</b> dynamic loading.	Understand	9
26	<b>Define</b> dynamic linking.	Remember	11

27	<b>Define</b> swapping technique.	Remember	13
28	<b>Explain</b> the common strategies to select a free hole from a set of available holes?	Understand	10
29	<b>Explain</b> the advantages of best fit	Understand	10
30	<b>List</b> the differences between internal and external fragmentation.	Knowledge	9
31	<b>Explain</b> the advantages of first fit?	Understand	10
32	<b>Explain</b> virtual memory?	Understand	11
33	<b>Discuss</b> the major problems to implement demand paging?	Understand	12
34	<b>Explain</b> the advantages of Demand paging?	Understand	13
35	Assume you have a page reference string for a process with m frames (initially all empty). The page reference string has length p with n distinct page numbers occurring in it. For any page-replacement algorithms, a) <b>State</b> lower bound on the number of page faults? b) <b>State</b> upper bound on the number of page faults?	Knowledge	10
36	<b>Discuss</b> pure demand paging?		13
37	<b>Explain</b> the main function of the memory-management unit?	Understand	12
38	<b>Define</b> effective access time.	Remember	11
39	<b>Discuss</b> the problems exists in contiguous memory allocation	Understand	10
40	<b>Define</b> secondary memory.	Remember	13
41	<b>Explain</b> the basic approach of page replacement?	Understand	11
42	<b>Discuss</b> the various page replacement algorithms used for page replacement?	Understand	12
43	<b>Explain</b> the major problems to implement demand paging?	Understand	9
44	<b>Define</b> a reference string?	Remember	10
45	<b>Explain</b> the advantages of Contiguous allocation?	Understand	9
46	<b>Differentiate</b> segmentation and paging technique?	Analyze	10
47	<b>Define</b> Paging.	Remember	11
48	<b>Define</b> Segmentation.	Remember	12
49	<b>Discuss</b> the two solutions for the problem of external fragmentation?	Understand	13
50	Define hashed page table and clustered page table.	Remember	10

S. No	Questions	Blooms Taxonomy Level	Program Outcome
	<b>UNIT – IV</b>		
	<b>2. Group - II (Long Answer Questions)</b>		
1	<b>State</b> and explain the various types of computer systems.	Knowledge	11
2	a) <b>Define</b> an operating system? State and explain the basic functions or services of an operating system. b). <b>List</b> the differences between multiprogramming and Time-sharing systems.	Understand Knowledge	11
3	<b>Explain</b> how protection is provided for the hardware resources by the operating system.	Understand	10
4	<b>Describe</b> the system components of an operating system and explain them briefly.	Understand	12
5	<b>Describe</b> the operating system structures.	Knowledge	10
6	<b>Discuss</b> about the following structures of OS. a. Simple structures b. Layered approach c. Micro kernels	Understand	9
7	<b>Explain</b> briefly about System calls with Examples.	Understand	10
8	<b>Discuss</b> briefly about Swapping concept with necessary Examples.	Understand	11
9	<b>Describe</b> contiguous memory allocation concept with advantages and disadvantages.	Knowledge	12

10	<b>Compare</b> the main memory organization schemes of contiguous-memory allocation, segmentation, and paging with respect to the following issues: a. external fragmentation b. internal fragmentation c. ability to share code across processes	Understand	13																																																																						
11	<b>Differentiate</b> between internal and external fragmentation. Which one occurs in paging scheme.	Understand	10																																																																						
12	<b>Explain</b> briefly about Paging with neat diagram.	Understand	9																																																																						
13	<b>Discuss</b> the following a) Hierarchical paging      b) Inverted page Tables	Understand	10																																																																						
14	<b>Draw</b> and explain the working procedure of paging hardware in detail.	Knowledge	11																																																																						
15	<b>Explain</b> the basic concepts of segmentation with neat diagrams.	Understand	12																																																																						
16	<b>Define</b> page fault? When does a page fault occur? Describe the action taken by OS when page fault occurs.	Remember	13																																																																						
17	<b>State</b> and explain about Virtual memory concept with neat diagram.	Knowledge	10																																																																						
18	<b>Differentiate</b> between paging and segmentation.	Understand	9																																																																						
19	<b>Explain</b> briefly about performance of Demand paging with necessary Examples.	Understand	10																																																																						
20	<b>Explain</b> the basic Scheme of page replacement and about the various page replacement strategies with examples.	Understand	11																																																																						
21	Consider the following page-reference string:  1,2,3,4,2,1,5,6,2,1,2,3,7,6,3,2,1,2,3,6 <b>Calculate</b> How many page faults would occur for the following replacement algorithms, assuming frame size is 4. Remember that frames are initially empty. (i) LRU replacement (ii) FIFO replacement (iii) Optimal replacement	Apply	10																																																																						
22	<b>Define</b> thrashing? Explain the different methods to avoid thrashing.	Remember	9																																																																						
23	<b>Define</b> deadlock? What are the four conditions necessary for deadlock? How it can be prevented.	Remember	10																																																																						
24	<b>Explain</b> briefly about resource allocation graph with examples.	Understand	11																																																																						
25	<b>Explain</b> about the methods used to prevent deadlocks.	Understand	12																																																																						
26	<b>Discuss</b> in detail about deadlock avoidance.	Understand	13																																																																						
27	<b>Explain</b> the Banker's algorithm for deadlock avoidance with Example.	Understand	10																																																																						
28	<b>Discuss</b> deadlock detection in detail.	Understand	9																																																																						
29	<b>State</b> and explain the methods involved in recovery from deadlocks	Knowledge	10																																																																						
30	Consider the following snapshot of a system:  <table style="margin-left: 40px; border-collapse: collapse;"> <thead> <tr> <th></th> <th colspan="3">Allocation</th> <th colspan="3">Max</th> <th colspan="3">Available</th> </tr> <tr> <th></th> <th>A</th> <th>B</th> <th>C</th> <th>A</th> <th>B</th> <th>C</th> <th>A</th> <th>B</th> <th>C</th> </tr> </thead> <tbody> <tr> <td><math>P_0</math></td> <td>0</td> <td>1</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> </tr> <tr> <td><math>P_1</math></td> <td>2</td> <td>0</td> <td>0</td> <td>2</td> <td>0</td> <td>2</td> <td></td> <td></td> <td></td> </tr> <tr> <td><math>P_2</math></td> <td>3</td> <td>0</td> <td>3</td> <td>0</td> <td>0</td> <td>0</td> <td></td> <td></td> <td></td> </tr> <tr> <td><math>P_3</math></td> <td>2</td> <td>1</td> <td>1</td> <td>1</td> <td>0</td> <td>0</td> <td></td> <td></td> <td></td> </tr> <tr> <td><math>P_4</math></td> <td>0</td> <td>0</td> <td>2</td> <td>0</td> <td>0</td> <td>2</td> <td></td> <td></td> <td></td> </tr> </tbody> </table> <p>Answer the following questions using the banker's algorithm: a. <b>Calculate</b> is the content of the matrix need? b. <b>Identify</b> the system in a safe state?</p>		Allocation			Max			Available				A	B	C	A	B	C	A	B	C	$P_0$	0	1	0	0	0	0	0	0	0	$P_1$	2	0	0	2	0	2				$P_2$	3	0	3	0	0	0				$P_3$	2	1	1	1	0	0				$P_4$	0	0	2	0	0	2				Apply	11
	Allocation			Max			Available																																																																		
	A	B	C	A	B	C	A	B	C																																																																
$P_0$	0	1	0	0	0	0	0	0	0																																																																
$P_1$	2	0	0	2	0	2																																																																			
$P_2$	3	0	3	0	0	0																																																																			
$P_3$	2	1	1	1	0	0																																																																			
$P_4$	0	0	2	0	0	2																																																																			

S. No	Questions	Blooms Taxonomy Level	Program Outcome
<b>UNIT – IV</b>			
<b>3. Group - III (Analytical Questions)</b>			
1	<b>Discuss</b> briefly about the view of an OS as a Resource Manager	Understand	10
2	<b>Explain</b> how operating system services are provided by system calls.	Understand	13

3	<b>Explain</b> the main difficulty that a programmer must overcome in writing an operating system for a real-time environment.	Understand	9
4	<b>Discuss</b> how the distinction between kernel mode and user mode function does. as a rudimentary form of protection (security) system	Understand	10
5	Some early computers protected the operating system by placing it in a memory partition that could not be modified by either the user job or the operating system itself. <b>Describe</b> two difficulties that you think could arise with such a scheme.	Understand	13
6	Consider a system in which a program can be separated into two parts: code and data. The CPU knows whether it wants an instruction (instruction fetch) or data (data fetch or store). Therefore, two base-limit register pairs are provided: one for instructions and one for data. The instruction base-limit register pair is automatically read-only, so programs can be shared among different users. <b>Discuss</b> the advantages and disadvantages of this scheme	Understand	9
7	Most systems allow programs to allocate more memory to its address space during execution. Data allocated in the heap segments of programs is an example of such allocated memory. <b>Explain</b> what is required to support dynamic memory allocation in the following schemes. a. Contiguous-memory allocation b. Pure segmentation c. Pure paging.	Understand	5
8	Consider a paging system with the page table stored in memory. a. If a memory reference takes 200 nanoseconds, <b>Identify</b> how long does a paged memory reference take? b. If we add associative registers, and 75 percent of all page-table references are found in the associative registers, what is the effective memory reference time? (Assume that finding a page-table entry in the associative registers takes zero time, if the entry is there).	Knowledge	11
9	<b>Compare</b> the main memory organization schemes of contiguous-memory allocation, segmentation, and paging with respect to the following issues: a. external fragmentation b. internal fragmentation c. ability to share code across processes	Understand	10
10	Consider a logical address space of eight pages of 1024 words each, mapped onto a physical memory of 32 frames. a. <b>Calculate</b> how many bits are there in the logical address? b. <b>Calculate</b> how many bits are there in the physical address?	Apply	13
11	<b>Discuss</b> why are page sizes always powers of 2?	Understand	9
12	Given memory partitions of 100K, 500K, 200K, 300K, and 600K (in order), how would each of the First-fit, Best-fit, and Worst-fit algorithms place processes of 212K, 417K, 112K, and 426K (in order)? <b>Discuss</b> algorithm makes the most efficient use of memory?	Understand	5
13	Suppose we have a demand paged memory. The page table is held in registers. It takes 8 milliseconds to service a page fault if an empty frame is available or the replaced page is not modified and 20 milliseconds if the replaced page is modified. Memory access time is 100 nanoseconds. Assume that the page to be replaced is modified 70 percent of the time. <b>Calculate</b> the maximum acceptable page-fault rate for an effective access time of no more than 200 nanoseconds?	Apply	11
14	Why do you require page replacement? What are the various page replacement techniques available? <b>Explain</b> each for the following sequence of pages on demand for process execution and also identify which technique is best suitable for the sequence. 1, 2, 3, 4, 5, 3, 4, 1, 6, 7, 8, 7, 8, 9, 7, 8, 9, 5, 4, 5, 4, 2	Understand	10

15	Sharing segments among processes without requiring the same segment number is possible in a dynamically linked segmentation system. a. <b>Define</b> a system that allows static linking and sharing of segments without requiring that the segment numbers be the same. b. <b>Describe</b> a paging scheme that allows pages to be shared without requiring that the page numbers be the same	Knowledge	12																												
16	Under what circumstances do page faults occur? <b>Describe</b> the actions taken by the operating system when a page fault occurs.	Knowledge	10																												
17	<b>Discuss</b> situations under which the least frequently used page replacement algorithm generates fewer page faults than the least recently used page-replacement algorithm. Also discuss under what circumstance the opposite holds.	Understand	9																												
18	Consider the following page-replacement algorithms. Rank these algorithms on a five-point scale from “bad” to “perfect” according to their page-fault rate. <b>Distinguish</b> those algorithms that suffer from Belady’s anomaly from those that do not. a. LRU replacement b. FIFO replacement c. Optimal replacement	Understand	10																												
19	A certain computer provides its users with a virtual-memory space of $2^{32}$ bytes. The computer has 218 bytes of physical memory. The virtual memory is implemented by paging, and the page size is 4096 bytes. A user process generates the virtual address 11123456. <b>Explain</b> how the system establishes the corresponding physical location. Distinguish between software and hardware operations	Understand	11																												
20	<b>Compare</b> the circular-wait scheme with the deadlock-avoidance schemes (like the banker’s algorithm) with respect to the following issues:	Understand	12																												
<b>S. No</b>	a. Runtime overheads b. System throughput	<b>Questions</b>	<b>Blooms Taxonomy</b>																												
21	Consider a system consisting of four resources of the same type that are shared by three processes, each of which needs at most two resources. <b>Show</b> that the system is deadlock-free	<b>Level</b> Apply	<b>Program Outcome</b>																												
22	Consider a system consisting of $m$ resources of the same type, being shared by $n$ processes. Resources can be requested and released by processes only one at a time. <b>Show</b> that the system is deadlock free if the following two conditions hold: a. The maximum need of each process is between 1 and $m$ resources b. The sum of all maximum needs is less than $m + n$	Apply	10																												
23	Consider the following snapshot of a system: <table style="margin-left: 40px; border-collapse: collapse;"> <thead> <tr> <th></th> <th style="text-align: center;">Allocation</th> <th style="text-align: center;">Max</th> <th style="text-align: center;">Available</th> </tr> <tr> <th></th> <th style="text-align: center;">A B C D</th> <th style="text-align: center;">A B C D</th> <th style="text-align: center;">A B C D</th> </tr> </thead> <tbody> <tr> <td><math>P_0</math></td> <td style="text-align: center;">0 0 1 2</td> <td style="text-align: center;">0 0 1 2</td> <td style="text-align: center;">1 5 2 0</td> </tr> <tr> <td><math>P_1</math></td> <td style="text-align: center;">1 0 0 0</td> <td style="text-align: center;">1 7 5 0</td> <td></td> </tr> <tr> <td><math>P_2</math></td> <td style="text-align: center;">1 3 5 4</td> <td style="text-align: center;">2 3 5 6</td> <td></td> </tr> <tr> <td><math>P_3</math></td> <td style="text-align: center;">0 6 3 2</td> <td style="text-align: center;">0 6 5 2</td> <td></td> </tr> <tr> <td><math>P_4</math></td> <td style="text-align: center;">0 0 1 4</td> <td style="text-align: center;">0 6 5 6</td> <td></td> </tr> </tbody> </table> <p>Answer the following questions using the banker’s algorithm: a. <b>Calculate</b> content of the matrix need? b. <b>Identify</b> whether the system in a safe state? c. If a request from process <math>P_1</math> arrives for (0,4,2,0), <b>Describe</b> the request be granted immediately?</p>		Allocation	Max	Available		A B C D	A B C D	A B C D	$P_0$	0 0 1 2	0 0 1 2	1 5 2 0	$P_1$	1 0 0 0	1 7 5 0		$P_2$	1 3 5 4	2 3 5 6		$P_3$	0 6 3 2	0 6 5 2		$P_4$	0 0 1 4	0 6 5 6		Apply	13
	Allocation	Max	Available																												
	A B C D	A B C D	A B C D																												
$P_0$	0 0 1 2	0 0 1 2	1 5 2 0																												
$P_1$	1 0 0 0	1 7 5 0																													
$P_2$	1 3 5 4	2 3 5 6																													
$P_3$	0 6 3 2	0 6 5 2																													
$P_4$	0 0 1 4	0 6 5 6																													
24	Can a system detect that some of its processes are starving? If you answer “yes,” <b>Explain</b> how it can. If you answer “no,” explain how the system can deal with the starvation problem.	Understand	12																												
25	Is it possible to have a deadlock involving only one single-threaded Process ? <b>Explain</b> your answer.	Understand	11																												



UNIT – V			
1. Group - I (Short Answer Questions)			
1	Define a file?	Remember	14
2	List the various file attributes.	Knowledge	13
3	Discuss the various file operations?	Understand	11
4	Describe the layout of a file system?	Knowledge	12
5	State the information associated with an open file?	Knowledge	14
6	List the different accessing methods of a file?	Knowledge	13
7	Explain the operations that can be performed on a directory?	Understand	12
8	Explain the most common schemes for defining the logical structure of a directory?	Understand	14
9	Describe the various layers of a file system?	Knowledge	13
10	List the structures used in file-system implementation?	Knowledge	10
11	Explain the functions of virtual file system (VFS)?	Understand	11
12	Define seek time and latency time.	Remember	14
13	Discuss the allocation methods of a disk space?	Understand	13
14	Explain the advantages of Contiguous allocation?	Understand	12
15	Discuss the drawbacks of contiguous allocation of disk space?	Understand	14
16	Explain the advantages of Linked allocation?	Understand	13
17	Explain the disadvantages of linked allocation?	Understand	12
18	List the advantages of Indexed allocation?	Knowledge	14
19	Define rotational latency and disk bandwidth.	Remember	11
20	Discuss how free-space is managed using bit vector implementation?	Understand	12
21	Explain the general model of a File System.	Understand	10
22	Discuss the inadequacies of simple file system.	Understand	12
23	Explain the most common schemes for defining the logical structure of a directory?	Understand	14
24	Define UFD and MFD	Remember	13
25	List the various layers of a file system?	Knowledge	12
26	Explain the structures used in file-system implementation?	Understand	14
27	State and explain how can the index blocks be implemented in the indexed allocation scheme?	Knowledge	11
28	Define rotational latency and disk bandwidth.	Remember	12

S. No	Questions	Blooms Taxonomy Level	Program Outcome
UNIT – V			
Group - II (Long Answer Questions)			
1	Discuss various file access methods in detail	Understand	14
2	Explain briefly about directory structure with diagrams	Understand	13
3	Differentiate Sequential access and direct access with suitable examples	Understand	12
4	Discuss File System implementation in detail with suitable diagrams	Understand	14
5	Describe the following most common schemes for defining the logical structure of a diagram a) Single-level directory b) Two-level directory	Knowledge	13
6	Explain the Banker's algorithm for deadlock avoidance with Example.	Understand	10
7	Explain briefly about Tree structured directories with diagram	Understand	11
8	Define mount point? Explain File system mounting in detail?	Knowledge	14
9	Explain briefly about Acyclic-Graph Directories structure with	Understand	13



	diagram		
10	<b>Explain</b> in detail about File sharing and protection?	Understand	12
11	<b>Define</b> Directory? Explain General Graph directory Structure in detail?	Knowledge	14
12	<b>Define</b> File system? Explain Layered File system in detail?	Knowledge	13
13	<b>Explain</b> briefly about virtual File system with diagram?	Understand	12
14	<b>Discuss</b> Contiguous File Allocation method with suitable examples?		14
15	<b>Define</b> Free-Space list? Explain different implementation methods for free space management?	Knowledge	11
16	<b>Explain</b> briefly about Linked File Allocation method with example?	Understand	12
17	<b>Distinguish</b> between Contiguous and linked File allocation methods?	Understand	10
18	<b>Discuss</b> Indexed File Allocation methods with suitable examples?	Knowledge	14
19	<b>Discuss</b> the following a)File attributes b)File types c)Internal File structure	Knowledge	13

S. No	Questions	Blooms Taxonomy Level	Program Outcome
<b>UNIT – V</b>			
<b>3. Group - III (Analytical Questions)</b>			
1	Consider a file system where a file can be deleted and its disk space Reclaimed while links to that file still exist. <b>Discuss</b> the problems may occur if a new file is created in the same storage area or with the same absolute path name? How can these problems be avoided?	Understand	14
2	<b>Explain</b> the advantages and disadvantages of recording the name of the creating program with the file's attributes (as is done in the Macintosh Operating System)?	Understand	13
3	Some systems automatically open a file when it is referenced for the first time, and close the file when the job terminates. <b>Discuss</b> the advantages and disadvantages of this scheme as compared to the more traditional one, where the user has to open and close the file explicitly.	Understand	12
4	In some systems, a subdirectory can be read and written by an Authorized user, just as ordinary files can be. a) <b>Describe</b> the protection problems that could arise. b) <b>Define</b> a scheme for dealing with each of these protection Problems.	Knowledge	14
5	<b>Describe</b> an example of an application that could benefit from operating system support for random access to indexed files	Knowledge	13
6	<b>Discuss</b> the merits and demerits of supporting links to files that cross mount points (that is, the file link refers to a file that is stored in a different volume).	Understand	10
7	Some systems provide file sharing by maintaining a single copy of a file; other systems maintain several copies, one for each of the users sharing the file. <b>Discuss</b> the relative merits of each approach.	Understand	11
8	Consider a file system that uses a modified contiguous-	Understand	14

	<p>allocation scheme with support for extents. A file is a collection of extents, with each extent corresponding to a contiguous set of blocks. A key issue in such systems is the degree of variability in the size of the extents. <b>Explain</b> the advantages and disadvantages of the following schemes:</p> <p>a. All extents are of the same size, and the size is predetermined.</p> <p>b. Extents can be of any size and are allocated dynamically.</p> <p>c. Extents can be of a few fixed sizes, and these sizes are predetermined.</p>		
9	<b>Explain</b> the advantages of the variation of linked allocation that uses FAT to chain together the blocks of a file?	Understand	12
10	<p>Consider a system where free space is kept in a free-space list.</p> <p>a. Suppose that the pointer to the free-space list is lost. Can the System reconstructs the free-space list? <b>Explain</b> your answer.</p> <p>b. Consider a file system similar to the one used by UNIX with Indexed allocation. How many disk I/O operations might be Required to read the contents of a small local file at /a/b/c? Assume That none of the disk blocks is currently being cached.</p> <p>c. Suggest a scheme to ensure that the pointer is never lost as a Result of memory failure.</p>	Understand	14
11	<p>Consider a file system on a disk that has both logical and physical block sizes of 512 bytes. Assume that the information about each file is already in memory. For each of the three allocation strategies (contiguous, linked, and indexed), answer these questions</p> <p>a. <b>Identify</b> how the logical-to-physical address mapping accomplished In this system? (For the indexed allocation, assume that a file is Always less than 512 blocks long.)</p> <p>b. If we are currently at logical block 10 (the last block accessed was block 10) and want to access logical block 4, how many physical blocks must be read from the disk?</p>	<b>Knowledge</b>	13

Prepared by: Mr. CH.Srikanth, Ms. A Swapna, Ms. A Lakshmi Assistant Professor.

**HOD, ELECTRONIC AND COMMUNICATION ENGINEERING**