INSTITUTE OF AERONAUTICAL ENGINEERING

(Autonomous)

Dundigal, Hyderabad - 500 043

ELECTRONICS AND COMMUNICATION ENGINEERING TUTORIAL QUESTION BANK

Course Name	:	DIGITAL SYSTEM DESISN
Course Code	••	AEC002
Class	:	B. Tech III Semester
Regulation	:	IARE-R16
Branch	:	ECE
Academic Year	:	2018-2019
Course Coordinator	••	Dr. K.Nehru Professor, ECE
		Dr.Lalith Kumar Kaul, Professor, ECE
Course Faculty	:	Dr.P.Munaswamy, Professor, ECE
		Mr. K.Arun sai, Assistant Professor, ECE

I. COURSE OBJECTIVES:

2000

The course should enable the students to:

S. NO	DESCRIPTION
Ι	Formulate and solve problems involving number systems and operations related to them and generate
	different digital codes
II	Describe and analyze functions of logic gates and optimize the logic functions using K -map and Quine
	- McClusky methods.
III	Demonstrate knowledge of combinational and sequential logic circuits elements like Adders,
	Multipliers, flip-flops and use them in the design of latches, counters, sequence detectors, and
	similar circuits
IV	Design a simple finite state machine from a specification and be able to implement this in gates and
	edge triggered flip-flops

II. COURSE LEARNING OUTCOMES:

Students, who complete the course, will have demonstrated the ability to do the following:

CAEC002.01	Understand number systems, binary addition and subtraction, 2's complement representation and operations with this representation and understand the different binary codes.
CAEC002.02	Illustrate the switching algebra theorems and apply them for reduction of Boolean function.
CAEC002.03	Identify the importance of SOP and POS canonical forms in the minimization or other optimization of Boolean formulas in general and digital circuits.
CAEC002.04	Discuss about digital logic gates and their properties, and implement logic gates using universal gates.
CAEC002.05	Evaluate functions using various types of minimizing algorithms like Boolean algebra.
CAEC002.06	Evaluate functions using various types of minimizing algorithms like Karnaugh map or tabulation method
CAEC002.07	Design Gate level minimization using K-Maps and realize the Boolean function using logic gates.
CAEC002.08	Analyze the design procedures of Combinational logic circuits like adder, binary adder, carry look ahead adder.
CAEC002.09	Understand bi-stable elements like latches, flip-flop and illustrate the excitation tables of different flip flops.
CAEC002.10	Analyze and apply the design procedures of small sequential circuits to build the gated latches.

CAEC002.11	Understand the concept of Shift Registers and implement the bidirectional and universal shift
	registers.
CAEC002.12	Implement the synchronous counters using design procedure of sequential circuit and excitation
	tables of flip – flops.
CAEC002.13	Implement the Asynchronous counters using design procedure of sequential circuit and
	excitation tables of flip – flops.
CAEC002.14	Understand and analyze the design of a finite state machine and implement Moore and Mealy
	machine.
CAEC002.15	Understand and analyze the merger chart methods like merger graphs, merger table for
	completely and incompletely specified machines.
CAEC002.16	Apply the concept of digital logic circuits to understand and analyze real time applications.
CAEC002.17	Acquire the knowledge and develop capability to succeed national and international level
	competitive examinations.



TUTORIAL QUESTION BANK

S		Blooms	Course							
D.	Question	Taxonomy	Learning							
INO		Level	Outcome							
	UNIT-I									
	FUNDAMENTALS OF DIGITAL TECHNIOUES									
PΔR	T-A (SHORT ANSWER OUESTIONS)									
1	Write short notes on binary number systems	Remember	CAEC002 01							
2	Discuss 1's and 2's complement methods of subtraction	Understand	CAEC002.01							
3	Discuss octal number system	Understand	CAEC002.01							
4	Convert the octal numbers into binary decimal and Hexadecimal numbers	Remember	CAEC002.01							
-	$(45.5)_{\circ}$, $(32.2)_{\circ}$.									
5	Show an example to convert gray code to binary code.	Understand	CAEC002.01							
6	Describe a short note on four bit BCD codes.	Remember	CAEC002.01							
7	Illustrate about unit –distance code? State where they are used.	Understand	CAEC002.01							
8	List the applications of error correcting codes.	Remember	CAEC002.01							
9	Convert 10101101.0111 to octal equivalent and hexadecimal equivalent.	Understand	CAEC002.01							
10	Prove that negative logic of NOR gate is equivalent to positive logic of	Remember	CAEC002.01							
	AND gate									
11	Identify Y for a given problem is $(2.3)_8 + (1.7)_8 = (Y)_8$.	Understand	CAEC002.01							
12	Give the examples of unit distance codes	Remember	CAEC002.01							
13	Convert $(4085)_8$ into base 5.	Understand	CAEC002.01							
14	Convert $(4085)_8$ into base 3.	Remember	CAEC002.01							
15	Solve subtraction between 9 - 5 using xs-3.	Remember	CAEC002.01							
PAR	T-B (LONG ANSWER OUESTIONS)									
1	Perform the subtraction with the following unsigned binary numbers by taking	Understand	CAEC002.01							
	the 2's complement of the subtrahend.									
	i. 100 – 110000 ii. 11010 - 1101.									
2	Perform arithmetic operation indicated below. Follow signed bit notation.	Remember	CAEC002.01							
	i. 001110 + 110010 ii. 101011 - 100110.		-							
3	Find $(3250 - 72532)_{10}$ using 10's complement	Understand	CAEC002.01							
4	State 819+54 1 using XS-3 and BCD.	Remember	CAEC002.01							
5	(a) Add 01100100 by 00011001.	Understand	CAEC002.01							
	(b) Given that $(292)_{10} = (1204)_b$ determine `b'.	(
6	(a) What is the gray code equivalent of the Hex Number 3A7.	Remember	CAEC002.01							
	(b) Find 9's complement of $(25.639)_{10}$.	-								
7	(a) Find (72532 - 03250) using 9's complement.	Understand	CAEC002.01							
	(b) Show the weights of three different 4 bit self complementing codes whose									
	only negative weight is - 4 and write down number system from 0 to 9.									
8	Explain Self complemented codes.	Understand	CAEC002.01							
9	Convert (4085) ₁₀ into base-4 and obtain its 9's complement.	Remember	CAEC002.01							
10	Convert the following Hexadecimal number to their Decimal equivalent	Understand	CAEC002.01							
	$(EAF1)_{16}$.									
PAR	T-C (PROBLEM SOLVING AND CRITICAL THINKING QUESTI	ONS)								
1	Given the 8bit data word 01011011, generate the 12 bit composite word for the	Remember	CAEC002.01							
	hamming code that corrects and detects single errors.									
2	Write the first 20 decimal digits in base 3 and base 16.	Understand	CAEC002.01							
3	A device transmits the binary data using even parity, the message is 1011001.	Remember	CAEC002.01							
-	Identify the receiver receives the correct data or not.	D :	GARGOOD OF							
4	Subtract the following binary numbers using 1's complement.	Remember	CAEC002.01							
-	1) 1011-101 11) 10110-1011	TT 1 . 1	GAE GOOD OF							
5	Differentiate between BCD code and 2421 code and XS-3.	Understand	CAEC002.01							
6	Find / bit hamming code for given message 1010 by using odd parity.	Understand	CAEC002.01							

G		Blooms	Course
D .	Ouestion	Taxonomy	Learning
No		Level	Outcome
7	The message below coded in the seven bit hamming code is transmitted	Remember	CAEC002.01
	through a noisy channel. Decode the message assuming the at most a single	1.0	0120002101
	error occurred in each code word,1001011,0111001,1110110.		
8	Generate an 11 bit hamming code for a given data 1011010 using odd parity.	Remember	CAEC002.01
9	Solve Subtraction and Addition 4327 and 1562 using BCD and Xs-3 Method.	Understand	CAEC002.01
10	Generate the weighted codes for the decimal digits using the weights	Understand	CAEC002.01
	i) 3,3,2,1 ii) 2,4,2,1		
	UNIT-II		
	BOOLEAN ALGEBRA AND THEOREMS		
PAR	T-A(SHORT ANSWER OUESTIONS)		
1	Simplify $F = \Sigma m (0, 1, 2)$ using 2 variable Karnaugh map.	Remember	CAEC002.06
2	Define Implicant, Prime Implicant and Essential Prime Implicant.	Understand	CAEC002.06
3	Define Consensus Theorem.	Remember	CAEC002.05
4	Solve AB ¹ +BC+CA=AB+BC	Remember	CAEC002.02
5	Simplify the Boolean function $A'BC + A'BC' + AB'C' + AB'C using K-map$	Understand	CAEC002.06
6	Define three inputs NAND gate and sketch the symbol	Remember	CAEC002.00
7	Define three inputs NOP gate and sketch the symbol.	Understand	CAEC002.04
/	Define thee inputs NOK gate and sketch the symbol.		CAEC002.04
8	Define the importance of prime implications.	Understand	CAEC002.06
9	Locate the minters in a three variable map for $f = \sum m(0, 1, 5, 7)$.	Remember	CAEC002.03
10	Simplify the Boolean function $x yz + x yz + xy z + xy z$ without using K-	Understand	CAEC002.05
11	Map.	Understand	CAEC002.02
11	Design 2 input AOR gate using minimum number of NAND gates. Peduce the Peoleon function $y_{12} + y_{12}' + y_{12}$	Bemember	CAEC002.03
12	K Map	Keineindei	CAEC002.05
13	List the truth table of XOR and XNOR gates	Remember	CAEC002.03
14	Simplify the function X+XY+Y using NOR gates	Understand	CAEC002.03
15	Sketch and implement following logic function using k-map for given	Remember	CAEC002.03
10	$Y(A,B,C,D) = \sum m(0,1,2,3,4,7,8,9,10,11,12,14).$	rememoer	01120002.03
PAR	T-B (LONG ANSWER QUESTIONS)	0	
1	Minimize the following function using K-map.	Remember	CAEC002.06
	$F(A, B, C, D) = \sum m(1, 3, 5, 7, 9, 10, 11, 12, 15).$		
2	Minimize the following function using K-map $f = \sum m (1, 2, 3, 5, 12, 13)$.	Remember	CAEC002.06
3	Simplify the following Boolean expressions using K-map and implement them	Understand	CAEC002.05
	using logic gates.	A	
	(a) $F(A, B, C, D) = AB'C' + AC + A'CD'.$	Sec. 1	
	(b) $F(W, X, Y, Z) = W'X'Y'Z' + WXY'Z' + W'X'YZ + WXYZ.$		
4	Minimize the following function using K-map.	Understand	CAEC002.06
	$F(A, B, C, D, E) = \sum m(1,3,5,7,9,10,11,12,15,19,21,22,27) + \sum d(0,4,8).$		
5	Minimize the Boolean function F (w, x, y, z) = $\Sigma m (1, 3, 7, 11, 15) + \Sigma d (0, 2, 5)$	Remember	CAEC002.06
6	5) using sum of product and product of sum forms.	TT: demotere d	CAEC002.0C
6	Reduce the following expression using Karnaugh map ($B^{+}A + A^{+}B + AB^{+}$).	Understand	CAEC002.06
/	Show that $AB+AB'C+BC' = AC+BC'$.	Remember	CAEC002.02
ð	CONVERT $(A+B)(A+B+C)(B+C)$ into canonical PUS and SUP forms.	Domensiond	CAEC002.04
9	Expand the Boolean function $r = A(A + B)(A + B + C)$ to maxterms and minterms	Keinember	CAEC002.04
10	Identify all the prime implicants and essential prime implicants for a given	Remember	CAEC002.06
10	function using k-map $F(A \cap B \cap D) = \Sigma m (0.1.2.5.6.7.8.0.10.13.14.15)$	Kemenner	CALC002.00
рар	Tunction using K-map. $\Gamma(\Lambda, D, C, D) = 2 m (0, 1, 2, 3, 0, 7, 0, 7, 10, 13, 14, 13).$	ONS)	
	Implement the Boolean function E = AB + CD + E using MAND gates only	Understand	CAEC002.04
2	Simplify the Boolean function $F(w, x, y, z) = \sum m(1, 3, 7, 11, 15) + \sum d = (0, 2)$	Remember	CAEC002.04
	5). $(0, 2, -5)$	Remember	C/11C002.00

C		Blooms	Course				
D .	Question	Taxonomy	Learning				
No		Level	Outcome				
3	Design a 3 input majority gate using NAND gates.	Understand	CAEC002.04				
4	Design a half adder using NOR gates.	Understand	CAEC002.04				
5	A function having three data inputs to implement the logic for the function $F =$	Remember	CAEC002.06				
-	Σm (0, 1, 2, 3, 4, 7) using Boolean expression and verify the function using						
	Karnaugh map.						
6	Identify all the prime implicants and essential prime implicants of the	Remember	CAEC002.06				
	following functions Using K-Map.						
	$F(A,B,C,D) = \Sigma m \ (0,1,2,5,6,7,8,9,10,13,14,15).$						
7	Simplify the following circuit to a single gate:	Remember	CAEC002.02				
8	Simplify the Boolean function $F = \Sigma m$ (0, 1, 2, 3, 4, 7, 9, 10, 14, 15) using	Understand	CAEC002.06				
	tabular method.						
9	Show that the following two gate circuits realize the same function.	Understand	CAEC002.02				
	x						
	+ F	2					
			100				
	(a)		-				
		C					
		4					
		1.00					
	(b)	0					
10	Convert (A+B+C)(B+C')(A'+C) into standard POS format.	Understand	CAEC002.03				
	UNIT-III						
DESIGN OF COMBINATIONAL CIRCUITS							
PAR	T-A(SHORT ANSWER OUESTIONS)						
1	What do you mean by adder circuit.	Remember	CAEC002.08				
2	State the truth table for 1 bit half adder.	Remember	CAEC002.08				
3	Design a logic circuit to convert BCD and gray code.	Understand	CAEC002.08				
4	Design Full adder using Logic Gates.	Understand	CAEC002.08				
5	Design Half subtractor using NAND Gates.	Remember	CAEC002.08				
6	Design a Full adder using NAND Gates.	Understand	CAEC002.08				
7	Design a Full adder using NOR Gates.	Remember	CAEC002.08				
8	Design Half subtractor using NOR Gates.	Remember	CAEC002.08				
9	Design a Full subtractor using NAND Gates.	Understand	CAEC002.08				
10	Design a Full subtractor using NOR Gates.	Remember	CAEC002.08				
11	Design a full adder using two half adders.	Remember	CAEC002.08				
12	State the truth table for 1 bit full adder.	Understand	CAEC002.08				

C		Blooms	Course
D.	Question	Taxonomy	Learning
NO		Level	Outcome
13	State the truth table for 1 bit half subtractor.	Understand	CAEC002.08
14	State the truth table for 1 bit full subtractor.	Remember	CAEC002.08
15	Mention the design rules of combinational circuit.	Understand	CAEC002.08
	СІЕ ІІ		1
1	Differentiate a parallel adder from serial adder	Understand	CAEC002.08
2	Explain the working of a serial adder with the help of a block diagram	Remember	CAEC002.08
3	Implement a 4-bit rinnle adder using half-adder(s)/full-adder(s)	Understand	CAEC002.08
4	Realize a carry-look-ahead adder	Remember	CAEC002.08
5	Explain a parallel adder/ subtractor using 2's complement system with the help	Remember	CAEC002.08
_	of a logic diagram.		
6	Explain the working of a BCD adder.	Understand	CAEC002.08
7	What is a ripple-carry-adder.	Remember	CAEC002.08
8	What is a serial adder.	Remember	CAEC002.08
9	Discuss why serial adders slower than parallel adders.	Understand	CAEC002.08
10	Explain how the look-ahead-carry adder speeds up the addition process.	Understand	CAEC002.08
11	What do you mean by carry look ahead adder.	Understand	CAEC002.08
12	Why parallel adder is faster than serial adder.	Remember	CAEC002.08
13	State the importance of control signal in 2's complement adder circuit.	Remember	CAEC002.08
14	Give the examples for combinational circuits.	Understand	CAEC002.08
15	Give the circuit for serial adder circuit.	Rem ember	CAEC002.08
PAR	T-B(LONG ANSWER QUESTIONS)		
1	Design 4 bit parallel adder using full adders.	Remember	CAEC002.08
2	Design a full adder using two half adders and OR gate.	Understand	CAEC002.08
3	Design a 4-bit Binary Adder using full adder.	Remember 8	CAEC002.08
4	Explain the working of carry look-ahead generator.	Remember	CAEC002.08
5	Design a combinational circuit that generates the 9's complement of BCD	Understand	CAEC002.08
	digit.		Conc.
6	Design a combinational circuit that generates logic '1' for odd inputs.	Understand	CAEC002.08
7	Explain the design procedure for code converter with the help of example.	Remember	CAEC002.08
8	Design a logic circuit to convert gray code to binary code.	Remember	CAEC002.08
9	Design a logic circuit to convert binary code to gray code.	Understand	CAEC002.08
10	Design a logic circuit to convert BCD code to binary code.	Understand	CAEC002.08
	CIE II		
1	Design a combinational circuit to find the 2's complement of given binary	Understand	CAEC002.08
	number and realize using NAND gates.	C.	
2	Design a combinational circuit to perform the 1's complement subtractor.	Understand	CAEC002.08
3	Design circuit to detect odd number for 3 bit binary number.	Understand	CAEC002.08
4	Design circuit to detect even number for 4 bit binary number.	Remember	CAEC002.08
5	Design a combinational circuit to perform the 2's complement subtractor.	Remember	CAEC002.08
6	Design carry look ahead adder.	Understand	CAEC002.08
7	Design 2-digit BCD adder with the help of binary adders.	Remember	CAEC002.08
8	Design 1-digit BCD adder with the help of binary adders.	Remember	CAEC002.08
9	Illustrate the principle of BCD adder.	Understand	CAEC002.08
10	Differentiate serial adder and parallel adder.	Remember	CAEC002.08
PAR	T-C (PROBLEM SOLVING AND CRITICAL THINKING QUESTI	UNS)	GAEGOOD OO
	Design a 4-bit Combinational circuit which generates the output as 2's	Remember	CAEC002.08
2	Design a combinatorial circuit that converts a desimal disit from 2.4.2.1 and	Understand	CAEC002.09
2	to the 8.4.2.1 code?	Understand	CAEC002.08
3	Design a combinatorial circuit that accepts a three bit number and generates an	Understand	CAEC002.08
	output Binary number equal to the square of the input number.		

C		Blooms	Course
D. No	Question	Taxonomy	Learning
INO		Level	Outcome
4	Design a 4-bit Combinational circuit which generates the output as 1's complement of input binary number.	Remember	CAEC002.08
5	Construct and explain the working of decimal adder.	Understand	CAEC002.08
6	Realize the Boolean expression for full subtractor.	Understand	CAEC002.08
7	Design half adder using AND & OR gates.	Remember	CAEC002.08
8	Realize the Boolean expression for half subtractor	Understand	CAEC002.08
9	Design a combinatorial circuit that accents a three bit number and generates an	Understand	CAEC002.08
	output Binary number equal to the cube of the given input number.	Onderstand	C/ILC002.00
10	Implement the circuit to produce the octal number for given 4 bit binary	Remember	CAEC002.08
	number.		
4			
1	Design 4-digit BCD adder with the help of binary adders.	Understand	CAEC002.08
2	Design 3 bit binary to XS-3 code.	Remember	CAEC002.08
3	A combinational circuit has 4 inputs (A,B,C,D) and three outputs (X,Y,Z) XYZ	Understand	CAEC002.08
	i Find the minter means ion for the X X Z		
	i. Find the maxterm expansion for the Y and Z		
4	Design a combinational logic circuit with 4 inputs A B C D. The output Y	Remember	CAEC002.08
	goes High if and only if A and C inputs go High. Draw the truth table.	Remember	C/IEC002.00
	Minimize the Boolean function using K-map. Draw the circuit diagram.		
5	Design a logic circuit to convert excess-3 code to BCD code.	Understand	CAEC002.08
6	Design and implement a 4 bit binary serial adder using three full adders and	Remember	CAEC002.08
	one half adders? State how many full adders and half adders are required to		
	design n –bit binary serial adder?		
7	Design carry look ahead adder circuit with suitable problem.	Remember	CAEC002.08
8	Implement a 2's complement addition and subtraction using parallel adders.	Understand	CAEC002.08
9	Design a 2's complement addition and subtraction using parallel adders.	Understand	CAEC002.08
10	Design a combinatorial circuit that converts a decimal to binary code.	Remember	CAEC002.08
	UNIT-IV		
	SEQUENTIAL CIRCUITS		
	K1-A (SHUKT ANSWER QUESTIUNS)	D 1	CAEC002.11
1	List the types of Shift registers.	Remember	CAEC002.11
2	Distinguish between a shift register and counter.	Domestand	CAEC002.11
5	Discuss about a bidiractional shift registers.	Understand	CAEC002.11
4	Summariza about a dunamia shift register	Understand	CAEC002.11
5	What do you mean by a stable state?	Remember	CAEC002.11
7	Define Flin-Flon and sketch the NAND Latch	Understand	CAEC002.09
8	List out the applications of Flin-Flons	Remember	CAEC002.09
9	Express your view about synchronous latch	Understand	CAEC002.09
10	Why a gated D latch is called a transparent latch	Remember	CAEC002.09
11	Construct the D latch using NAND.	Remember	CAEC002.09
12	Construct the D latch using NOR.	Understand	CAEC002.09
13	State the truth table for JK flip-flop.	Remember	CAEC002.09
14	State the truth table for SR flip-flop.	Understand	CAEC002.09
15	State the truth table for T flip-flop.	Understand	CAEC002.09
PA	RT-B (LONG ANSWER QUESTIONS)	-	•
1	Implement a master slave flip flop with timing diagrams.	Understand	CAEC002.09
2	Explain Serial Transfer in 4-bit shift Registers.	Remember	CAEC002.11
3	Design a 4 bit ripple counter using JK flip flop.	Understand	CAEC002.13

So Question Taxonomy Level Learning Outcome 4 Explain the operation of NAND and NOR based SR latch. Remember CAEC002.0 5 Differentiate combinational and sequential circuits. Understand CAEC002.0 6 Describe about T - Flip-flop with the help of a logic diagram and characteristic table. Derive a T-flip-flop from JK and D flip-flops. Remember CAEC002.0 7 Design a Modulo-12 up Synchronous counter using T-Flip Flops and draw the Circuit diagram. Remember CAEC002.1 9 Write short notes on shift register? Mention its applications. Remember CAEC002.1 9 Write short notes on shift or the following data 10110101. Understand CAEC002.1 10 Design a left shift and right shift for the following data 10110101. Understand CAEC002.0 1 Explain the operation of SR Flip-Flop using asynchronous inputs with truth table. Remember CAEC002.0 2 Explain the Flip-Flop operating characteristics in detail Remember CAEC002.0 3 Draw the schematic circuit of an edge triggered flip-flop with "active low preset" and "active low clear" using NAND gats and explain its operation. Duderstand CAEC002.0	3 10 10 10 10 10 10 10 10 10 10
No Level Outcome 4 Explain the operation of NAND and NOR based SR latch. Remember CAEC002.0 5 Differentiate combinational and sequential circuits. Understand CAEC002.0 6 Describe about T - Flip-flop with the help of a logic diagram and understand Understand CAEC002.0 7 Design a Modulo-12 up Synchronous counter using T-Flip Flops and draw the Circuit diagram. Remember CAEC002.0 9 Write short notes on shift register? Mention its applications. Remember CAEC002.1 9 Write short notes on shift register? Mention its applications. Remember CAEC002.1 9 Write short notes on shift register? Mention its applications. Remember CAEC002.1 9 Write short notes on shift register? Mention its applications. Remember CAEC002.1 9 Write short notes on shift register? Mention its applications. Remember CAEC002.0 10 Design a left shift and right shift for the following data 1011010. Understand CAEC002.0 11 Explain the operation of SR Flip-Flop using asynchronous inputs with truth Remember CAEC002.0 CAEC002.0 CAEC002.0)9 09 09 09 09 09 13 11 11
4 Explain the operation of NAND and NOR based SR latch. Remember CAEC002.0 5 Differentiate combinational and sequential circuits. Understand CAEC002.1 6 Describe about T - Flip-flop with the help of a logic diagram and charceristic table. Derive a T-flip-flop from JK and D flip-flops. CAEC002.1 7 Design a Modulo-12 up Synchronous counter using T-Flip Flops and draw the Crector. Remember CAEC002.1 9 Write short notes on shift register? Mention its applications. Remember CAEC002.1 9 Write short notes on shift register? Mention its applications. Remember CAEC002.1 9 Write short notes on shift register? Mention its applications. Remember CAEC002.1 9 Write short notes on shift register? Mention its applications. Remember CAEC002.1 9 Write short notes on shift register? Mention its applications. Remember CAEC002.1 9 Write short notes on shift register? Mention its applications. Remember CAEC002.1 9 Bargia the flip-Flop operating characteristics in detail Remember CAEC002.0 10 Explain the Flip-Flop operating characteristics in detail Remember CAEC002.0 10 Dr)9 10)9)9 13 11 11)9
1 Explain the combinational and sequential circuits. Understand CAEC002.1 6 Describe about T - Flip-flop with the help of a logic diagram and characteristic table. Derive a T-flip-flop from JK and D flip-flops. CAEC002.0 7 Design a Modulo-12 up Synchronous counter using T-Flip Flops and draw the Critcuit diagram. Remember CAEC002.0 8 Explain the Ripple counter design. Also a decadecounter design. Remember CAEC002.1 9 Write short notes on shift register? Mention its applications. Remember CAEC002.1 10 Design a left shift and right shift for the following data 1011010. Understand CAEC002.1 11 Explain the operation of SR Flip-Flop using asynchronous inputs with truth table. Remember CAEC002.0 2 Explain the Flip-Flop operating characteristics in detail Remember CAEC002.0 3 Convert a JK FF to i) SR ii) T iii) D Understand CAEC002.1 4 Design Johnson counter using JK flip flops. Understand CAEC002.0 7 Design 3 bit asynchronous counter using SR flip flop. Remember CAEC002.1 7 Design 3 bit asynchronous counter using SR flip flops. Understand CAEC002.1 6 Design	10 09 09 13 11 11 09
6 Describe about T – Flip-flop with the help of a logic diagram and characteristic table. Derive a T-flip-flop from JK and D flip-flops. CAEC002.0 7 Design a Modulo-12 up Synchronous counter using T-Flip Flops and draw the CAEC002.1 Remember CAEC002.0 8 Explain the Ripple counter design. Also a decadecounter design. Remember CAEC002.1 9 Write short notes on shift register? Mention its applications. Remember CAEC002.1 10 Design a left shift and right shift for the following data 10110101. Understand CAEC002.0 11 Explain the operation of SR Flip-Flop using asynchronous inputs with truth table. Remember CAEC002.0 2 Explain the Flip-Flop operating characteristics in detail Remember CAEC002.0 3 Draw the schematic circuit of an edge triggered flip-flop with "active low preset" and "active low clear" using NAND gats and explain its operation. Understand CAEC002.0 5 Design Johnson counter using JK flip flops. Understand CAEC002.1 6 Design 4 bit synchronous counter using SR flip flop. Remember CAEC002.1 6 Design Johnson counter using JK flip flops. Understand CAEC002.1 7 Design Johnson counter using SR flip flop. Remember<)9)9 13 11 11)9
Construction Construction Construction Construction Provide the transition table for the following flip-flops. Construction Construction Circuit diagram. Remember CAEC002.0 Write short notes on shift register? Mention its applications. Remember CAEC002.1 Write short notes on shift register? Mention its applications. Remember CAEC002.1 PART-C (PROBLEM SOLVING AND CRITICAL THINKING QUESTIONS) I Explain the operation of SR Flip-Flop using asynchronous inputs with truth rable. Remember CAEC002.0 2 Explain the operation of SR Flip-Flop using asynchronous inputs with truth rable. Remember CAEC002.0 3 Draw the schematic circuit of an edge triggered flip-flop with "active low preset" and "active low clear" using NAND gats and explain its operation. CAEC002.0 3 Convert a JK FF to i) SR ii) T iii) D Understand CAEC002.1 4 Design Johnson counter using SR flip flop. Remember CAEC002.1 7 Design 4 bit synchronous counter using SR flip flop. Remember CAEC002.1 6 Design 4 bit synchronous counter using SR flip flop. Remember CAEC002.0 9 Give the transition table for the following flip-flops, i. JK FF)9 13 11 11)9
7 Design a Modulo-12 up Synchronous counter using T-Flip Flops and draw the Circuit diagram. Remember CAEC002.0 8 Explain the Ripple counter design. Also a decadecounter design. Remember CAEC002.1 9 Write short notes on shift register? Mention its applications. Remember CAEC002.1 10 Design a left shift and right shift for the following data 10110101. Understand CAEC002.1 PART-C (PROBLEM SOLVING AND CRITICAL THINKING QUESTIONS) 1 Explain the operation of SR Flip-Flop using asynchronous inputs with truth table. Remember CAEC002.0 2 Explain the Flip-Flop operating characteristics in detail Remember CAEC002.0 3 Draw the schematic circuit of an edge triggered flip-flop with "active low preset" and "active low clear" using NAND gats and explain its operation. Understand CAEC002.0 5 Design Johnson counter using JK flip flops. Understand CAEC002.1 6 Design Johnson counter using SR flip flop. Remember CAEC002.1 7 Design 4 bit synchronous counter using SR flip flop. Remember CAEC002.1 8 Design 4 bit synchronous counter using SR flip flop. Remember CAEC002.0 1 SR FF I. D FF. <td>)9 13 11 11)9</td>)9 13 11 11)9
Circuit diagram. Remember CAEC002.1 9 Write short notes on shift register? Mention its applications. Remember CAEC002.1 10 Design a left shift and right shift for the following data 10110101. Understand CAEC002.1 PART-C (PROBLEM SOLVING AND CRITICAL THINKING QUESTIONS) I Explain the operation of SR Flip-Flop using asynchronous inputs with truth table. Remember CAEC002.0 2 Explain the Flip-Flop operating characteristics in detail Remember CAEC002.0 3 Draw the schematic circuit of an edge triggered flip-flop with "active low preset" and "active low clear" using NAND gats and explain its operation. Understand CAEC002.0 5 Design mod 10 synchronous counter. Remember CAEC002.1 6 Design 3 bit asynchronous counter using SR flip flop. Remember CAEC002.1 7 Design 3 bit asynchronous counter using SR flip flop. Remember CAEC002.1 8 Design 4 bit synchronous counter using SR flip flops. Understand CAEC002.0 9 Give the transition table for the following flip-flops, i. SR FF Understand CAEC002.0 10 Give the transition table for the following flip-flops, i. JK FF UNIT-V CAEC002.0 <t< td=""><td>13 11 11)9</td></t<>	13 11 11)9
8 Explain the Ripple counter design. Also a decadecounter design. Remember CAEC002.1 9 Write short notes on shift register? Mention its applications. Remember CAEC002.1 10 Design a left shift and right shift for the following data 10110101. Understand CAEC002.1 PART-C (PROBLEM SOLVING AND CRITICAL THINKING QUESTIONS) I Explain the operation of SR Flip-Flop using asynchronous inputs with truth rable. Remember CAEC002.0 2 Explain the Flip-Flop operating characteristics in detail Remember CAEC002.0 3 Draw the schematic circuit of an edge triggered flip-flop with "active low preset" and "active low clear" using NAND gats and explain its operation. Understand CAEC002.0 5 Design mod 10 synchronous counter. Remember CAEC002.1 6 Design 3 bit asynchronous counter using SR flip flop. Remember CAEC002.1 9 Give the transition table for the following flip-flops, i. JK FF UNIT-V CAEC002.0 10 Give the transition table for the following flip-flops, i. JK FF UNIT-V CAEC002.0 10 Give the transition table for the following flip-flops, i. JK FF UNIT-V CAEC002.0 10 Give the transition table for the following flip-flops,	13 11 11)9
9 Write short notes on shift register? Mention its applications. Remember CAEC002.1 10 Design a left shift and right shift for the following data 10110101. Understand CAEC002.1 PART-C (PROBLEM SOLVING AND CRITICAL THINKING QUESTIONS) 1 Explain the operation of SR Flip-Flop using asynchronous inputs with truth Remember CAEC002.0 table. 2 Explain the Flip-Flop operating characteristics in detail Remember CAEC002.0 3 Draw the schematic circuit of an edge triggered flip-flop with "active low Understand CAEC002.0 4 ative low clear" using NAND gats and explain its operation. CAEC002.0 3 Convert a JK FF to i) SR ii) T iii) D Understand CAEC002.0 5 Design mod 10 synchronous counter. Remember CAEC002.1 6 Design Johnson counter using JK flip flops. Understand CAEC002.1 7 Design 4 bit synchronous counter using SR flip flop. Remember CAEC002.0 8 Design 4 bit synchronous counter using t flip flops, Understand CAEC002.0 9 Give the transition table for the following flip-flops, Understand CAEC002.0 1 J. JK FF II. JK FF </td <td>11 11)9</td>	11 11)9
10 Design a left shift and right shift for the following data 10110101. Understand CAEC002.1 PART-C (PROBLEM SOLVING AND CRITICAL THINKING QUESTIONS) 1 Explain the operation of SR Flip-Flop using asynchronous inputs with truth table. Remember CAEC002.0 2 Explain the Flip-Flop operating characteristics in detail Remember CAEC002.0 3 Draw the schematic circuit of an edge triggered flip-flop with "active low understand CAEC002.0 3 Convert a JK FF to i) SR ii) T iii) D Understand CAEC002.1 6 Design Johnson counter using JK flip flops. Understand CAEC002.1 7 Design 3 bit asynchronous counter using SR flip flop. Remember CAEC002.1 8 Design 4 bit synchronous counter using SR flip flop. Remember CAEC002.1 9 Give the transition table for the following flip-flops, i. JK FF Understand CAEC002.0 10 Give the transition table for the following flip-flops, i. JK FF Remember CAEC002.0 10 Give the transition table for the following flip-flops, i. JK FF Remember CAEC002.0 10 Give the transition table for the following flip-flops, ii. T FF. UNIT-V CAEC002.0	11)9
PART-C (PROBLEM SOLVING AND CRITICAL THINKING QUESTIONS) 1 Explain the operation of SR Flip-Flop using asynchronous inputs with truth rath rathe. Remember CAEC002.0 2 Explain the Flip-Flop operating characteristics in detail Remember CAEC002.0 3 Draw the schematic circuit of an edge triggered flip-flop with "active low preset" and "active low clear" using NAND gats and explain its operation. Understand CAEC002.0 3 Convert a JK FF to i) SR ii) T iii) D Understand CAEC002.0 4 Design mod 10 synchronous counter. Remember CAEC002.1 6 Design Johnson counter using JK flip flops. Understand CAEC002.1 7 Design 4 bit synchronous counter using SR flip flop. Remember CAEC002.1 8 Design 4 bit synchronous counter using thip flop. Remember CAEC002.1 9 Give the transition table for the following flip-flops,)9
1 Explain the operation of SR Flip-Flop using asynchronous inputs with truth table. Remember CAEC002.0 2 Explain the Flip-Flop operating characteristics in detail Remember CAEC002.0 3 Draw the schematic circuit of an edge triggered flip-flop with "active low preset" and "active low clear" using NAND gats and explain its operation. Understand CAEC002.0 3 Convert a JK FF to i) SR ii) T iii) D Understand CAEC002.1 5 Design mod 10 synchronous counter. Remember CAEC002.1 6 Design Johnson counter using JK flip flops. Understand CAEC002.1 7 Design 3 bit asynchronous counter using SR flip flop. Remember CAEC002.1 8 Design 4 bit synchronous counter using SR flip flop. Remember CAEC002.1 9 Give the transition table for the following flip-flops, Understand CAEC002.0 10 Give the transition table for the following flip-flops, Inderstand CAEC002.0 10 Give the transition table for the following flip-flops, Remember CAEC002.0 10 Give the transition table for the following flip-flops, Interstand CAEC002.0 10 Give the transition table for the following f)9
table. 1 <td></td>	
2 Explain the Flip-Flop operating characteristics in detail Remember CAEC002.0 3 Draw the schematic circuit of an edge triggered flip-flop with "active low preset" and "active low clear" using NAND gats and explain its operation. Understand CAEC002.0 3 Convert a JK FF to i) SR ii) T iii) D Understand CAEC002.0 5 Design mod 10 synchronous counter. Remember CAEC002.1 6 Design Johnson counter using JK flip flops. Understand CAEC002.1 7 Design 3 bit asynchronous counter using SR flip flop. Remember CAEC002.1 8 Design 4 bit synchronous counter using SR flip flop. Remember CAEC002.1 9 Give the transition table for the following flip-flops, Understand CAEC002.0 10 Give the transition table for the following flip-flops, Remember CAEC002.0 10 Give the transition table for the following flip-flops, Remember CAEC002.0 10 Give the transition table for the following flip-flops, Remember CAEC002.0 1 JK FF II. T FF. CAPABILITIES AND MINIMIZATION OF SEQUENTIAL MACHINES PART-A(SHORT ANSWER QUESTIONS) Understand CAEC002.1	
3 Draw the schematic circuit of an edge triggered flip-flop with "active low understand cAEC002.0 (preset" and "active low clear" using NAND gats and explain its operation. Understand CAEC002.0 (CAEC002.0 (CAEC002.)9
preset" and "active low clear" using NAND gats and explain its operation. 3 Convert a JK FF to i) SR ii) T iii) D Understand CAEC002.0 5 Design mod 10 synchronous counter. Remember CAEC002.1 6 Design Johnson counter using JK flip flops. Understand CAEC002.1 7 Design 3 bit asynchronous counter using SR flip flop. Remember CAEC002.1 8 Design 4 bit synchronous counter using t flip flop. Remember CAEC002.1 9 Give the transition table for the following flip-flops, Understand CAEC002.0 10 Give the transition table for the following flip-flops, Inderstand CAEC002.0 10 Give the transition table for the following flip-flops, Remember CAEC002.0 10 Give the transition table for the following flip-flops, Remember CAEC002.0 10 Give the transition table for the following flip-flops, Remember CAEC002.0 11 IJK FF II IMACHINES PART-A(SHORT ANSWER QUESTIONS) Understand CAEC002.1 1 Indicate the capabilities and limitations of FSM. Understand CAEC002.1 2 Demonstrate about succes)9
3 Convert a JK FF to i) SR ii) T iii) D Understand CAEC002.0 5 Design mod 10 synchronous counter. Remember CAEC002.1 6 Design Johnson counter using JK flip flops. Understand CAEC002.1 7 Design 3 bit asynchronous counter using SR flip flop. Remember CAEC002.1 8 Design 4 bit synchronous counter using t flip flop. Remember CAEC002.1 9 Give the transition table for the following flip-flops, Understand CAEC002.0 10 Give the transition table for the following flip-flops, Inderstand CAEC002.0 10 Give the transition table for the following flip-flops, Remember CAEC002.0 10 Give the transition table for the following flip-flops, Remember CAEC002.0 10 Give the transition table for the following flip-flops, Remember CAEC002.0 1 JK FF II. T FF. VINIT-V CAPABILITIES AND MINIMIZATION OF SEQUENTIAL MACHINES PART-A(SHORT ANSWER QUESTIONS) 1 Indicate the capabilities and limitations of FSM. Understand CAEC002.1 2 Demonstrate about successor. Understand CAEC002.1 </td <td>ļ</td>	ļ
5 Design mod 10 synchronous counter. Remember CAEC002.1 6 Design Johnson counter using JK flip flops. Understand CAEC002.1 7 Design 3 bit asynchronous counter using SR flip flop. Remember CAEC002.1 8 Design 4 bit synchronous counter using t flip flop. Remember CAEC002.1 9 Give the transition table for the following flip-flops, Understand CAEC002.0 i. SR FF Understand CAEC002.0 ii. D FF. Understand CAEC002.0 10 Give the transition table for the following flip-flops, Remember CAEC002.0 ii. JK FF UNIT-V CAEC002.0 UNIT-V CAPABILITIES AND MINIMIZATION OF SEQUENTIAL MACHINES PART-A(SHORT ANSWER QUESTIONS) 1 Indicate the capabilities and limitations of FSM. Understand CAEC002.1 2 Demonstrate about successor. Understand CAEC002.1)9
6 Design Johnson counter using JK flip flops. Understand CAEC002.1 7 Design 3 bit asynchronous counter using SR flip flop. Remember CAEC002.1 8 Design 4 bit synchronous counter using t flip flop. Remember CAEC002.1 9 Give the transition table for the following flip-flops, Understand CAEC002.0 i. SR FF Understand CAEC002.0 10 Give the transition table for the following flip-flops, Remember CAEC002.0 i. JK FF II. DFF. CAEC002.0 10 Give the transition table for the following flip-flops, Remember CAEC002.0 i. JK FF II. TFF. CAEC002.0 UNIT-V CAPABILITIES AND MINIMIZATION OF SEQUENTIAL MACHINES PART-A(SHORT ANSWER QUESTIONS) 1 Indicate the capabilities and limitations of FSM. Understand CAEC002.1 2 Demonstrate about successor. Understand CAEC002.1	12
7 Design 3 bit asynchronous counter using SR flip flop. Remember CAEC002.1 8 Design 4 bit synchronous counter using t flip flop. Remember CAEC002.1 9 Give the transition table for the following flip-flops, Understand CAEC002.0 i. SR FF Understand CAEC002.0 ii. D FF. CAEC002.0 CAEC002.0 10 Give the transition table for the following flip-flops, Remember CAEC002.0 ii. JK FF DESERTION CAEC002.0 iii. T FF. CAEC002.0 CAEC002.0 iii. T FF. CAEC002.0 CAEC002.0 iii. T FF. CAEC002.0 CAEC002.0 UNIT-V CAPABILITIES AND MINIMIZATION OF SEQUENTIAL MACHINES PART-A(SHORT ANSWER QUESTIONS) 1 Indicate the capabilities and limitations of FSM. Understand CAEC002.1 2 Demonstrate about successor. Understand CAEC002.1	12
8 Design 4 bit synchronous counter using t flip flop. Remember CAEC002.1 9 Give the transition table for the following flip-flops, Understand CAEC002.0 i. SR FF III. D FF. CAEC002.0 10 Give the transition table for the following flip-flops, Remember CAEC002.0 i. JK FF Remember CAEC002.0 ii. JK FF III. T FF. UNIT-V CAPABILITIES AND MINIMIZATION OF SEQUENTIAL MACHINES PART-A(SHORT ANSWER QUESTIONS) 1 Indicate the capabilities and limitations of FSM. Understand CAEC002.1 2 Demonstrate about successor. Understand CAEC002.1	13
9 Give the transition table for the following flip-flops, Understand CAEC002.0 i. SR FF Image: SR FF Image: SR FF Image: SR FF 10 Give the transition table for the following flip-flops, Remember CAEC002.0 i. JK FF Image: SR FF Image: SR FF CAEC002.0 ii. JK FF Image: SR FF Image: SR FF CAEC002.0 Ii. JK FF Image: SR FF Image: SR FF CAEC002.0 UNIT-V CAPABILITIES AND MINIMIZATION OF SEQUENTIAL MACHINES PART-A(SHORT ANSWER QUESTIONS) 1 Indicate the capabilities and limitations of FSM. Understand CAEC002.1 2 Demonstrate about successor. Understand CAEC002.1	12
i. SR FF ii. D FF. 10 Give the transition table for the following flip-flops, Remember i. JK FF ii. T FF. ii. T FF. V CAEC002.0 INIT-V CAPABILITIES AND MINIMIZATION OF SEQUENTIAL MACHINES PART-A(SHORT ANSWER QUESTIONS) 1 Indicate the capabilities and limitations of FSM. Understand CAEC002.1 2 Demonstrate about successor. Understand CAEC002.1)9
ii. D FF. ii. D FF. 10 Give the transition table for the following flip-flops, Remember CAEC002.0 i. JK FF ii. T FF. Remember CAEC002.0 UNIT-V CAPABILITIES AND MINIMIZATION OF SEQUENTIAL MACHINES PART-A(SHORT ANSWER QUESTIONS) 1 Indicate the capabilities and limitations of FSM. Understand CAEC002.1 2 Demonstrate about successor. Understand CAEC002.1	ļ
10 Give the transition table for the following flip-flops, Remember CAEC002.0 i. JK FF II. T FF. CAEC002.0 UNIT-V CAPABILITIES AND MINIMIZATION OF SEQUENTIAL MACHINES PART-A(SHORT ANSWER QUESTIONS) 1 Indicate the capabilities and limitations of FSM. Understand CAEC002.1 2 Demonstrate about successor. Understand CAEC002.1	
i. JK FF ii. T FF. UNIT-V CAPABILITIES AND MINIMIZATION OF SEQUENTIAL MACHINES PART-A(SHORT ANSWER QUESTIONS) 1 Indicate the capabilities and limitations of FSM. 2 Demonstrate about successor. 1 Understand CAEC002.1)9
ii. T FF. UNIT-V CAPABILITIES AND MINIMIZATION OF SEQUENTIAL MACHINES PART-A(SHORT ANSWER QUESTIONS) 1 Indicate the capabilities and limitations of FSM. Understand CAEC002.1 2 Demonstrate about successor. Understand CAEC002.1	ļ
UNIT-V CAPABILITIES AND MINIMIZATION OF SEQUENTIAL MACHINES PART-A(SHORT ANSWER QUESTIONS) 1 Indicate the capabilities and limitations of FSM. Understand CAEC002.1 2 Demonstrate about successor. Understand CAEC002.1	
CAPABILITIES AND MINIMIZATION OF SEQUENTIAL MACHINES PART-A(SHORT ANSWER QUESTIONS) 1 Indicate the capabilities and limitations of FSM. Understand CAEC002.1 2 Demonstrate about successor. Understand CAEC002.1	
PART-A(SHORT ANSWER QUESTIONS) 1 Indicate the capabilities and limitations of FSM. Understand CAEC002.1 2 Demonstrate about successor. Understand CAEC002.1	
1 Indicate the capabilities and limitations of FSM. Understand CAEC002.1 2 Demonstrate about successor. Understand CAEC002.1	
2 Demonstrate about successor.	14
	14
3 Describe about terminal state. Understand CAEC002.1	14
4 Define Moore machine. Remember CAEC002.1	14
5 Write the difference between Moore and Mealy machine. Remember CAEC002.1	14
6 State 'state equivalence theorem'. Understand CAEC002.1	4
7 Define state assignment. Remember CAEC002.1	14
8 Define state compatibility. Understand CAEC002.1	14
9 Describe a Merger graph. Understand CAEC002.1	15
10 Explain about Merger table with example. Remember CAEC002.1 11 Define Machine table Categories Categories	15
II Define Mealy machine. Remember CAEC002.1 12 0.4 and 0.4 a	15
12 State the importance of subgraph. Understand CAEC002.1 12 State the importance of subgraph. Understand CAEC002.1	15
13 State the importance of compatibility graph. 14 W/:	
14 write the importance of minimal cover table. Remember CAEC002.1 15 Define closed on bound units the importance of a bound in EQM Us bound of CAEC002.1	15
Denne closed subgraph and write the importance of subgraph in FSM. Understand CAEC002.1	15
raki-b(LUNG ANSWEK QUESTIUNS)	15 15 15
Explain the design of Sequential circuit with an example. Show the state Remember CAEC002.1	15
1 1 1 1 1 2 Define PCD Counter and Draw its State table for PCD Counter Demember CAEC002 f	15 15 15 14
2 Define DCD Counter and Draw its State table for BCD Counter. Kemember CAEC002.1	15 15 15 14
circuit Consider one example in the above process	15 15 14 14
4 Design a sequential circuit with two D flip-ops A and B, and one input x. Understand CAEC002.1	15 15 15 14 14

S.		Blooms	Course									
No			Taxonomy	Learning								
									Level	Outcome		
	when x=0, the	state of t	he circuit goes									
5	Define Meely	meetransi	and avalat	$\frac{00011}{0000000000000000000000000000000$		$\frac{0}{2}$ 10 Da	ck to 00.8	ind repeats.	Domomhor	CAEC002.14		
5	Define Moore machine and explain with an example								Lindonaton d	CAEC002.14		
7	Explain about	Morgor	Understand	CAEC002.14								
8	Consider an ex	weiger v	or complete	Remember	CAEC002.15							
9	Explain about	Partition	Method w	ith an e	vample		inu expia		Understand	CAEC002.15		
10	Write the dif	ferences	between	Mealy	and M	loore ty	vne maci	nines with an	Remember	CAEC002.13		
10	example.	lerences	between	wiedry	and w		ype maei	inics with an	Remember	C/112C002.14		
PAR	PART-C (PROBLEM SOLVING AND CRITICAL THINKING OUESTIONS)											
1.	Draw the state	table an	d state assi	gnment	for giv	en state	diagram		Remember	CAEC002.14		
	201-12-100			0	0		0					
					C	$)^{1/0}$						
	$\mathbf{\mathbf{\mathbf{\mathbf{\mathbf{\mathbf{\mathbf{\mathbf{\mathbf{\mathbf{\mathbf{\mathbf{\mathbf{\mathbf{\mathbf{\mathbf{\mathbf{\mathbf{$	1/0	\frown	1/0	~	Ł.	/0					
	(А)	→(В)	►(C)	→ (1	D)				
	\sim	\langle	$\mathbf{\mathcal{Y}}$				>	\checkmark				
2	For the machin	ne given	Understand	CAEC002 15								
2	reduced machi	ine in sta	sponding	Understand	CAEC002.13							
	1000000											
]	PS			NS,Z							
	X=0 X=1											
	A E,0 D,1											
		B F.0 D.0										
		C E_0 B_1										
	C	D	F	0		B ()					
	0	F	C C	0	-		-					
	~	E	D	,0		C (י ר					
	0	Г	D	,0		C,()					
3	Design State d	liagram f	or given sta	ate table	e				Understand	CAEC002.15		
	l I	- C.	-	N	IC I	0	utnut		1000			
		-71	PS	IN O			npui					
			A	X=0	X=1	X=0	X=1	1				
		A A B O				0						
			В	Α	С	0	0	18				
			С	D	С	0	0	_ N.S.				
			D	Α	В	0	1					

S.		Blooms	Course									
No				Taxonomy	Learning							
4	Design a Mer	oer oran	h and sim	nlified or	anh for t	ne given state	table	Understand	CAEC002 15			
-				Onderstand	C/IEC002.15							
		PS			NS,Z							
			I1	I2	I3	I4						
		Α		E,1	.,1 B,1							
	B		D,1		F,1							
	С		F,1									
		D		<mark>.</mark>	C,1							
		Е	C,0		A,() F,1						
		F	D,0	A,1	В,0)						
5	Duony the mean		h and abt			mal assumption	ilitica for the	Lin denoton d	CAEC002.15			
5 Draw the merger graph and obtain the set of maximal compatibilities for the Understand CAEC												
	Incompletely specified sequential machine.											
		PS	00	01	11	10						
		Δ	E O	01	-	-						
		-	F.1	E.1	A.1	-						
С			F,0	-	A,0	F,1						
		D	-	-	A,1	-						
		E	-	C,0	B,0	D,1						
	F C,0 C,1		-									
	G E,0 A,1											
6 Draw the merger graph and obtain the set of maximal compatabilities for Remember CAEC002.1												
	the completely specified sequential machine.											
	-	DC		-								
	X=0 X=1											
	$\begin{array}{c c c c c c c c c c c c c c c c c c c $							-				
	-	\$2 \$3		_								
7 Draw the margar graph and abtain the set of maximal second shill time for the base of the set of									CAEC002 15			
/	Draw the merger graph and obtain the set of maximal compatabilities for Understand CAEC002.											
	r r r r r r r r r r r r r r r r r r r											
		DS	·									
		15										
		S1	Sec.									
		S2	S6,-	S2,0	S1,-	-						
	-	S3 S4	-,1 \$1.0	-,-	54,0	- S/L 1						
		54	51,0	-,-	-	54,1						

S. No	Question							Blooms Taxonomy Level	Course Learning Outcome
8	Draw the merg completely spe	ger grap	Understand	CAEC002.15					
]	PS		NS,Z]		
				X=0	X=1		-		
		A		Е,0	D,1				
		В		F,0	D,0		_		
	C			Е,0	B,1				
	D			F,0 B,0					
	E			C,0 F,1			- L		
	l	F		В,0	C,	0			
9	Draw the merger graph and obtain the set of maximal compatabilities for the incompletely specified sequential machine.								CAEC002.15
		PS NS,Z							
		r5	I1	I2	I 3	I4			
		S 1	S3,0	S1,-	-	-			
		S2	S6,-	S 2,0	S1,-	-			
		S3	-,1	-,-	S4,0	-			
	·	S4	\$1,0	-,-	-	\$5,1	_		
		55	-,-	S5,-	\$2,1	S1,1 S4 1			
	l	30	-,-	52,1	50,-	54,1			
10Draw the merger graph and obtain the set of maximal compatabilities for the incompletely specified sequential machine.UnderstandCAECOUNT									CAEC002.15
	-	PS		NS,Z				-	1
			,	X=0	Σ	K=1		0	
	S1			S3,0	S2,0			-	
		S2		S2,-	S3,0			~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	
		S3		S3,1		2,0		100	
HOD, ECE									