INSTITUTE OF AERONAUTICAL ENGINEERING

(Autonomous)



ELECTRONICS AND COMMUNICATION ENGINEERING

TUTORIAL QUESTION BANK

Course Name	:	VLSI Design				
Course Code	:	A60432				
Regulation	:	R15				
Course Structure		Lectures	Tutorials	Practicals	Credits	
Course Structure	•	4	1	-	4	
Class	:	III B. Tech II S	III B. Tech II Semester			
Branch	:	Electronics and	Electronics and Communication Engineering			
Academic Year	:	2017-2018	2017–2018			
Course Coordinator		V. R. Seshagiri	Rao, Professor, E	CCE.		
Course Faculty	:	V. R. Seshagiri Rao, Professor, ECE, Dr. V. Vijay, Professor,				
		Mr. D Khaland Ms. U. Dhanala	lar Basha, Assista Akshmi, Assistant	nt Professor and Professor		

OBJECTIVES

2000

To meet the challenge of ensuring excellence in engineering education, the issue of quality needs to be addressed, debated and taken forward in a systematic manner. Accreditation is the principal means of quality assurance in higher education. The major emphasis of accreditation process is to measure the outcomes of the program that is being accredited.

In line with this, Faculty of Institute of Aeronautical Engineering, Hyderabad has taken a lead in incorporating philosophy of outcome based education in the process of problem solving and career development. So, all students of the institute should understand the depth and approach of course to be taught through this question bank, which will enhance learner's learning process.

S. No	Questions	Blooms Taxonomy Level	Course Outcome
	MID-I		
	UNIT-I		
	INTRODUCTION AND BASIC ELECTRICAL PROP	PERTIES	
PAR	Γ-A (SHORT ANSWER QUESTIONS)		
1	List the advantages of ICs.	Remember	1
2	Discuss the four generations of Integrated Circuits.	Understand	1
3	Describe BiCMOS Technology.	Understand	1
4	Illustrate the steps involved in twin-tub process.	Understand	1
5	State the different types of CMOS processes.	Remember	1
6	Explain the basic processing steps involved in BiCMOS process.	Remember	1
7	State Moore's law.	Remember	1
8	Describe enhancement mode and depletion mode of transistor.	Remember	1
9	List the advantages of CMOS process.	Remember	1

S. No	Questions	Blooms	Course
5. NO	Questions	Lavol	Outcome
10	State when a MOS to also as is preferred around them a MOS to also also	Level	1
10	State why holds technology is preferred more than philos technology.	Remember	1
11	Describe Short Channel devices.	Remember	1
12	Explain about pull down device.	Understand	1
13	Explain about pull up device.	Understand	1
14	Describe the different operating regions for an MOS transistor.	Remember	2
15	Define threshold voltage of MOS transistor.	Remember	2
16	Demonstrate the transfer characteristics of CMOS inverter.	Remember	2
17	Describe channel length modulation.	Remember	<u> </u>
18	Define latch up.	Remember	l
19	Demonstrate the CMOS inverter circuits.	Analyze	2
20	Demonstrate nMOS inverter circuit.	Understand	2
21	Explain pass transistor.	Understand	2
22	Demonstrate BiCMOS inverter circuit.	Analyze	2
23	Describe figure of merit.	Remember	2
PART	-B (LONG ANSWER QUESTIONS)		
1	Explain the operation of NMOS enhancement transistor.	Unders tand	1
2	Explain about the body effect of MOS transistors.	Unders tand	1
3	Explain the silicon semiconductor fabrication process.	Understand	1
4	Explain the fabrication of PMOS transistor and its substrate fabrication Process.	Understand	1
5	Explain different fabrication process of CMOS transistor.	Understand	1
6	Explain the silicon semiconductor fabrication process.	Understand	1
7	Derive the threshold voltage for NMOS enhancement transistor.	Analyze	1
8	Derive the design equations for MOS devices.	Understand	1
9	Explain channel length modulation.	Understand	1
10	Explain BiCMOS fabrication in an n-well process.	Understand	1
11	Compare between CMOS and bipolar technologies.	Remember	1
12	Illustrate the relationship between I_{ds} versus V_{ds} of MOSFET.	Understand	1
	Interpret the Pull-up to pull-down ratio (Z_{pu}/Z_{pd}) for an nMOS inverter		
13	driven by another nMOS inverter.	Analyze] 1
14	Interpret the Pull-up to pull-down ratio (Z_{pu}/Z_{pd}) for an nMOS inverter driven through one or more Pass Transistors.	Analyze	1
15	Explain the various forms of pull-ups.	Understand	1
16	Explain what is latch up in CMOS and BiCMOS Susceptibility.	Understand	1
17	Differentiate the parameters of CMOS and Bipolar Technologies.	Remember	1
18	Explain BiCMOS inverter in all conditions.	Understand	2
19	Explain the latch up prevention techniques.	Remember	1
	Illustrate the CMOS inverter DC characteristics and obtain the	rtementoer	1
20	relationship for output voltage at different region in the transfer characteristics.	Analyze	2
0.1	Explain the terms figure of merit of MOSFET and output conductance,	D 1	1
21	using necessary equations.	Remember	1
PART	-C (ANALYTICAL QUESTIONS)	•	
1	Explain how a bipolar NPN transistor is included in n-well CMOS processing. Draw the cross section of BiCMOS.	Understand	1
2	Consider an nMOS transistor in a 65 nm process with a minimum drawn channel length of 50 nm ($\lambda = 25$ nm). Let W/L = 4/2 λ (i.e., 0.1/0.05 µm). In this process, the gate oxide thickness is 10.5 A. Estimate the high-field mobility of electrons to be 80cm ² /V s at 70°C. The threshold voltage is 0.3V. Plot I _{ds} vs. V _{ds} for V _{gs} = 0, 0.2, 0.4, 0.6, 0.8, and 1.0 V using the long-channel model.	Understand	1
3	Calculate the diffusion parasitic C_{db} of the drain of a unit-sized contacted	Understand	1

S. No	Questions	Blooms Taxonomy Level	Course Outcome
	nMOS transistor in a 65 nm process when the drain is at 0 V and again at		
	V_{DD} =1.0 V. Assume the substrate is grounded. The diffusion region		
	conforms to the design rules from Figure 2.8 with $\lambda = 25$ nm. The		
	transistor characteristics are $CJ = 1.2$ fF/µm ² , $MJ = 0.33$, $CJSW = 0.1$		
	IF/ μ m, CJSWG=0.36 IF/ μ m, MJSW = MJSWG = 0.10, and 0 = 0.7 V at		
	room temperature.		
	consider the invitos transistor in a 65 min process with a nominal threshold voltage of 0.3 V and a doping level of 8×10^{17} cm ⁻³ . The body is		
4	tied to ground with a substrate contact. How much does the threshold	Evaluate	1
	change at room temperature if the source is at 0.6 V instead of 0?		
	What is the minimum threshold voltage for which the leakage current		
	through an OFF transistor ($V_{ex}=0$) is 10^3 times less than that of a		
5	transistor that is barely ON ($V_{gs}=V_t$) at room temperature if n=1.5. One of	Remember	1
	the advantages of silicon-on insulator (SOI) processes is that they have		
	smaller n. What threshold is required for SOI if n=1.3.		
	Consider an nMOS transistor in a 0.6 μ m process with W/L = 4/2 λ (i.e.,		
6	$1.2/0.6 \mu$ m). In this process, the gate oxide thickness is 100 A and the	Understand	1
0	mobility of electrons is $350 \text{ cm}^2/\text{V}$ s. The threshold voltage is 0.7 V.	Onderstand	1
	Plot I_{ds} vs. V_{ds} for $V_{gs}=0, 1, 2, 3, 4$, and 5 V.		
7	Derive an equation for I_{dc} of an n channel process of twin well MOSFET	Understand	1
	operating in saturation region.		-
0	An nMOS transistor is operating in saturation region with the following	D 1	
8	parameters. $V_{gs}=5V$, $V_{th}=1.2V$, $(W/L)=10$, $\mu C_{ox}=110\mu$ A/V ² . Find	Remember	1
	transconductance of the device.		
9	For a CMOS inverter, calculate the smithin the transfer characteristic survey when $\beta n / \beta n$ ratio is varied from $1/1$ to $10/1$	Understand	1
	Find am and rds for an n channel transistor with $V_{\rm c} = 1.2V_{\rm c} V_{\rm c} = 0.8V_{\rm c}$		
10	$(W/L) = 10 \ \mu C = 92 \mu \Lambda/V^2$ and $V_{DS} = V \ g \pm 0.5V$ The output impedance	Understand	1
10	(W/E) = 10, μC_{0x} = 32 μ A/V and VDS = Veff = 0.5 V. The output impedance	Understand	
11	Draw the pass transistor arrangement for the logic X=ABC.	Remember	1
	UNIT-II		
	VLSI CIRCUIT DESIGN PROCESSES	1.00	
PART	-A (SHORT ANSWER QUESTIONS)	-	
1	Explain VLSI design flow.	Understand	3
2	Describe Stick Diagram.	Remember	3
3	List the uses of Stick diagram.	Remember	3
4	List the various types of color coding used in stick diagram.	Remember	3
5	Explain different MOS layers.	Understand	3
6	Sketch a stick diagram for 2 input nMOS NAND gate.	Remember	3
7	List the types of design rules.	Remember	3
8	Sketch a Transistor related design rules (Orbit 2 µm CMOS) minimum	Remember	3
0	sizes and overlaps.	Remember	,
9	Sketch the aspects of λ -based design rules for contacts, including some	Remember	3
-	factors contributing to higher yield/reliability.		0
10	Sketch the stick diagram for 2 input nMOS nor gate.	Remember	3
11	Describe Scaling.	Kemember	3
12	Explain about transistor design rules for Nmos.	Understand	3
15	Describe layout diagram.	Kemember	<u> </u>
14 D A D/T	Skeich stick diagram for nNIOS inverter.	Analyze	3
	-D (LUNG ANSWER QUESTIONS) Explain algorith the pMOS Design style with part shotshare	Understand	2
1	Explain clearly the nINOS Design style with neat sketches.	Understand	3
2	Explain clearly the CMOS Design style with neat sketches.	Understand	5

S. No	Questions	Blooms Taxonomy Level	Course Outcome
	(a) What is a stick diagram? Sketch the stick diagram and layout for a		
3	CMOS inverter. (b) What are design rules? Why is metal- metal spacing larger than poly- poly spacing.	Understand	3
4	Sketch the stick diagram for the NMOS implemented of the Boolean expression Y=AB+C.	Remember	3
5	Sketch a Schematic and Cell Layout with neat diagrams. Explain λ - based design rules for contact cuts and vias with neat diagram.	Remember	3
6	Draw the circuit schematic and stick diagram of CMOS 2-Input NAND Gate.	Remember	3
7	Sketch the transistor level diagram for the expression Y=AB+CD and also get the corresponding Stick diagram representation using CMOS logic.	Analyze	3
8	Define Scaling. What are the factors to be considered for transistor scaling?	Remember	3
9	Define constant voltage scaling and give necessary equations.	Remember	3
10	Explain with suitable examples how to design the layout of a gate to	Pomombor	3
10	maximize perf <mark>ormance and minimize</mark> area.	Kellieliidei	5
PART	-C (PROBLEM SOLVING AND CRITICAL THINKING QUESTIONS)	
1	Sketch a stick diagram for a CMOS gate computing $Y=A+B+C+D$ and estimate the cell width and height.	Understand	3
2	Design a layout diagram for the CMOS logic shown below $Y \square \square A \square B \square \square$.	Analyze	3
3	Design a stick diagram for the CMOS logic shown below $Y \square A \square B \square \mathbb{C}$.	Analyze	3
4	Design a stick diagram for two input pMOS NAND and NOR gates.	Analyze	3
5	Design a stick diagram for the CMOS logic for AB CD.	Analyze	3
6	Design a layout diagram for the pMOS logic $Y \square A(B \square C.)$	Analyze	3
7	Design a layout diagram for two input nMOS NAND gate.	Analyze	3
8	Design a stick diagram and layout for two input CMOS NAND gate indicating all the regions and layers.	Analyze	3
9	Draw the stick diagram and mask layout for a CMOS two input NOR gate.	Remember	3
	UNIT-III GATE LEVEL DESIGN	2	
PART	-A (SHORT ANSWER QUESTIONS)	- N.	
1	Give the different symbols for transmission gate representation.	Remember	4
2	What is pass transistor?	Understand	4
3	What is sheet resistance?	Remember	4
4	Define Rise time.	Understand	4
5	Define Fall time.	Remember	4
6	Define Delay time.	Remember	4
7	What are the other forms of CMOS logic?	Understand	4
8	Draw AND gate with pass transistors.	Remember	4
9	Explain why D latch is called level sensitive latch.	Understand	4
PART	-B (LONG ANSWER QUESTIONS)		
1	Draw the CMOS implementation of 4-to-1 MUX using transmission gates.	Remember	4
2	Explain the VLSI design flow with a neat diagram.	Understand	4
3	Explain the Transmission gate and tri state inverter briefly.	Understand	4
4	Clearly explain the AOI implementation using CMOS design style with neat diagrams.	Understand	4
5	Design a 2-input multiplexer using CMOS transmission gates.	Analyze	4

S. No	Questions	Blooms Taxonomy Level	Course Outcome
6	Explain clocked CMOS logic and n-p CMOS logic. Mention their advantages and disadvantages.	Understand	4
7	Explain dynamic CMOS logic and give its advantages and disadvantages.	Understand	4
8	Explain CMOS domino logic and give its advantages and disadvantages.	Understand	4
9	Explain PSEUDO nMOS Logic give with advantages and disadvantages.	Understand	4
10	List the logical constraints of layers.	Remember	4
PART	-C (ANALYTICAL QUESTIONS)	•	
1	Realize the function f=AB+CD using pseudo-nMOS logic.	Remember	4
2	Realize the function $f = A + BC$ using pseudo $-nMOS$ logic.	Remember	4
3	Derive the expression for rise and fall time of CMOS inverter. Comment on the expression derived.	Understand	4
4	Realize the function f=ABD+BCD using pseudo-nMOS logic.	Remember	4
5	Realize the function $f = AB+CD$ using CMOS static logic.	Remember	4
6	Explain D latch using MUX and transmission gate.	Understand	4
7	Calculate ON resistance from VDD to GND for the given inverter, if n-	Understand	Λ
/	channel sheet resistance is $2 \times 10^4 \Omega$ /square.	Understand	4
8	Explain 4:1MUX using transmission gate.	Understand	4
	MID -II		
	UNIT-III		
	GATE LEVEL DESIGN		
PART	-A (SHORT ANSWER QUESTIONS)		
1	What is meant by wiring capacitance?	Remember	4
2	What is fan in?	Understand	4
3	What is fan out?	Understand	4
4	Draw OR gate with pass transistors.	Remember	4
5	Draw the circuit for inverter type super buffer.	Remember	4
6	Define BiCMOS drivers.	Remember	4
7	Define inter layer capacitance.	Remember	4
8	Define nMOS Super buffer?	Remember	4
PART	-B (LONG ANSWER QUESTIONS)		
1	Derive the expression for time delay T_{sd} in case of MOSFET.	Analyze	4
2	Discuss the issues involved in driving large capacitive loads in VLSI circuit regions.	Understand	4
3	Describe three sources of wiring capacitances. Discuss the wiring Capacitance on the performance of a VLSI circuit.	Understand	4
4	Explain detail about choice of layers.	Understand	4
5	Discuss inverting and non-inverting Super Buffer.	Understand	4
6	Draw the CMOS implementation of 8-to-1 MUX using transmission gates.	Remember	4
7	Design a 4-input multiplexer using CMOS transmission gates.	Analyze	4
8	Explain the requirement and operation of pass transistors and	Understand	4
9	Describe three sources of wiring capacitances. Explain the effect of	Understand	4
	wiring capacitance of the performance of a VLSI circuit.		
PART	-C (ANALYTICAL QUESTIONS)	T	
1	Calculate the gate capacitance value of 5mm technology minimum size transistor with gate to channel capacitance value is 0.0004 pF/mm ² .	Understand	4
2	What is the problem of driving large capacitive loads? Explain a method to drive such load.	Understand	4
3	State the problem that arises when comparatively large capacitive loads are driven by inverters. Explain how super buffers can solve the problem.	Understand	4
4	Explain 2:1 multiplexer using transmission gate and tristate inverter.	Understand	4

S. No	Questions	Blooms Taxonomy Level	Course Outcome
5	Two NMOS inverters are cascaded to drive a capacitive load $C_L=14C_g$ as shown in figure. Calculate the pair delay V_{in} to V_{out} interms of T for the data given. Inverter A: $L_{p.u}=12\lambda$ $W_{p.u}=4\lambda$ $L_{p.d}=1\lambda$ $W_{p.d}=1\lambda$ Inverter B: $L_{p.u}=4\lambda$ $W_{p.u}=4\lambda$ $L_{p.d}=2\lambda$ $W_{p.d}=8\lambda$	Understand	4
6	Sketch a transistor level schematic for a CMOS 4- input NOR gate.	Understand	4
7	Two NMOS inverters are cascaded to drive a capacitive load $C_L=10C_g$ as shown in figure. Calculate the pair delay V_{in} to V_{out} interms of T for the data given. Inverter A: $L_{p.u}=10\lambda$ $W_{p.u}=4\lambda$ $L_{p,d}=1\lambda$ $W_{p,d}=1\lambda$ Inverter B: $L_{p.u}=4\lambda$ $W_{p.u}=4\lambda$ $L_{p,d}=2\lambda$ $W_{p,d}=4\lambda$	Understand	4
PART	UNIT-IV DATA PAT SUB SYSTEMS -A (SHORT ANSWER OUESTIONS)	_	
1	What is a data path subsystem?	Remember	5
2	What is a shifter?	Remember	5
3	What is the difference between shifter and barrel shifter?	Remember	5
4	Write the truth table for 1-bit full adder.	Remember	5
5	Draw the circuit of one detector with AND gates.	Remember	5
6	Draw the circuit of zero detector with AND gates.	Understand	5
7	What is comparator?	Remember	5
8	Draw the circuit of comparator.	Remember	5
9	What is parity generator?	Remember	5
10	What is the difference between synchronous and asynchronous counter.	Remember	5
11	Write categories of memory arrays.	Remember	5
12	What is RAM.	Understand	6
13	What is ROM.	Understand	6
14	What is Serial access memory.	Understand	6
15	What is Content Addressable Memory.	Understand	6
10	Draw the 0-11alisistor SKAWI cell.	Remember	0
1/	What are the different types of serial access memories	Remember	6
10	What is flash memory?	Remember	6
20	What are the different types of ROMs?	Remember	6
20	Explain the principle of SRAM	Understand	6
22	Discuss the advantages of SRAM	Understand	6
23	Explain the principle of DRAM.	Understand	6
24	Discuss the advantages of Flash memory.	Understand	6

S. No	Questions	Blooms Taxonomy	Course
		Level	Outcome
PART	-B (LONG ANSWER QUESTIONS)		
1	Describe half adder and Full adder.	Understand	5
2	Draw the logic diagram of zero/one detector and explain its operation with the help of stick diagram.	Remember	5
3	Draw the schematic of Array Multiplier. Explain its principle and operation.	Remember	5
4	Explain the carry look ahead Adder.	Understand	5
5	Explain the design hierarchies and bring out which kind of approach is better to adopt for system design.	Remember	5
6	Describe briefly n-bit parallel adder.	Understand	5
7	Draw the structure of barrel shifter and explain its operation.	Remember	5
8	How Boolean functions are performed using MUX. Discuss 1-bit CMOS implementation of ALU.	Understand	5
9	Sketch the schematic of serial parallel multiplier and explain its operation.	Remember	5
10	Discuss synchronous and asynchronous counters.	Remember	5
11	Discuss in detail about classification of memory arrays.	Understand	6
12	Explain the memory cell read and write operation of 6T SRAM with neat sketches.	Understand	6
13	Explain the principles of SRAM and DRAM.	Understand	6
14	What are the advantages of SRAM and DRAM? Distinguish each property.	Remember	6
15	Explain the read and write operations of 1T DRAM memory cell.	Remember	6
16	Explain the read and write operations of 3T DRAM memory cell.	Remember	6
17	Explain about NAND based ROM design.	Remember	6
18	Explain about NOR based ROM design.	Remember	6
19	Discuss about different types of ROMs.	Remember	6
20	Explain various types of serial access memories with sketches.	Understand	6
21	What is content addressable memory and give any one application of it?	Understand	6
PART	-C (ANALYTICAL QUESTIONS)		
1	Draw circuit diagram of one transistor with capacitor dynamic RAM and also draw its layout.	Remember	6
2	Draw the circuit diagram for 4X4 barrel sifter using complementary transmission gates and explain its shifting operation.	Remember	5
3	Design an Incrementer circuit using counter.	Analyze	5
4	Design ripple structure for one-zero detector circuit.	Analyze	5
5	Design a comparator using XNOR gates.	Analyze	5
6	Design sum and carry expressions of carry look ahead adder using nMOS Logic.	Analyze	5
7	Design a 4-bit array multiplier and implement using basic gates.	Analyze	5
8	Implement JK flip-flop using PROM.	Understand	6
9	Implement 2-bit comparator using PAL logic.	Understand	7
10	Draw and explain the antifuse structure for programming the PAL device.	Remember	7
11	Implement Y =A.C+AB +ACD using programmable logic array (PLA).	Understand	7
12	Implement $\overline{Y} = A.C+AB + ACD$ using programmable array logic (PAL).	Understand	7
13	Implement Y =A.C+AB +ACD using programmable logic read only memory (PROM).	Understand	6
14	Design a 1-bit full adder and implement the sum and carry expressions using PLA.	Analyze	7

S. No	Questions	Blooms Taxonomy	Course Outcome
		Level	outcome
	UNIT-V		a
DADT	SEMICONDUCTOR INTEGRATIC CIRCUIT DESIGN AND CI	MOS TESTIN	تا ا
	-A (SHOKI ANSWER QUESTIONS)	Damaanahan	7
1	A natura full austam ASIC dagian	Understand	7
2	Analyze full custom ASIC design.	Understand	7
3	Analyze the standard cell-based ASIC design.	Damamhan	7
4	Explain shout EPCA	Understand	/
5	Explain about Antifuse technology	Understand	0
0	Explain about Antifuse technology.	Understand	7
/	List the stops in ASIC design flow	Pamambar	7
0	Discuss the peremeters influencing low power decign	Understand	7
- 7	Explain about CPLD	Understand	7
10	State the levels at which testing of a chin can be done	Pomombor	7
11	Discuss the categories of testing	Understand	9
12	Explain functionality tests	Understand	9
13	Explain functionality tests.	Understand	9
14	Discuss the defects that eccur in a chin	Understand	9
15	Explain about fault models	Understand	9
10	A palvze Stuck At fault	Understand	9
17	Explain fault models with relevant examples	Understand	9
10	Discuss about Observability	Understand	9
20	Discuss about Controllability	Understand	9
20	Explain various approaches in design for testability	Understand	9
21	Mention the common techniques involved in ad hoc testing	Remember	9
22	A nalyze the scan-based test techniques	Understand	9
23	Analyze the self-test techniques	Understand	10
25	Discuss the applications of chip level test techniques	Understand	10
25	Explain boundary scan	Understand	10
20	Analyze Test access port	Understand	10
28	Explain about Boundary scan register	Understand	9
PART	-B (LONG ANSWER OUFSTIONS)	onderstand	,
1	Discuss the different methods of programming of PALs	Understand	7
-	Distinguish PLAs PALs CPLDs FPGAs and standard cells in all	Chathana	,
2	respects.	Remember	8
3	Explain about the principle and operation of FPGAs. What are its applications?	Understand	8
4	Draw the schematic of PLA and explain its principle of operation.	Remember	7
5	What are the advantages of PLAs?	Understand	7
6	Draw the schematic and examine how Full Adder can be implemented using PLAs.	Remember	7
7	Explain about configurable FPGA based I/O blocks.	Understand	8
8	Design JK Flip flop circuit using PLA.	Analyze	7
9	Explain semicustom design approach of an IC.	Understand	7
10	Compare semicustom and full custom designs of an IC.	Remember	7
11	Explain the various DFT techniques.	Understand	9
12	Explain system-level test techniques.	Remember	9
13	Explain about memory-self test with the help of a schematic.	Understand	9
14	Analyze the issues to be considered while implementing BIST and explain each.	Remember	9
15	Explain how layout design can be done for improving testability.	Remember	9
16	Explain about different fault models in VLSI testing with examples.	Remember	9

Analyze any TWO a) DFT b) BIST c) Boundary scan Testing.Remember917a) DFT b) BIST c) Boundary scan Testing.Remember918Explain fault models.Understand919Explain ATPG.Understand920a) Fault grading & fault b) simulation delay fault testing c) Statistical fault analysis.Understand921Discuss scan-based test techniques.Understand1022Explain Ad-Hoc testing and chip level test techniques.Remember1023Explain ad-Hoc testing and chip level test techniques.Remember1024b) TAP controller o Observability d) Controllability.Understand1024Di TAP controller long scan chains.Understand102Explain now an improved layout can reduces faults in CMOS circuits.Understand92Explain low an improved layout can reduces faults in CMOS circuits.Understand103Draw the state diagram of TAP controller and explain how it provides the control signals for test data and instruction register.Understand104A sequential circuit has 'n' inputs and 'm' storage devices. To test this circuit how many test vectors are required?Understand105How IDDQ testing is used to test the bridge faults?Understand106What is ATPG? Explain a method of generation of test vector.Understand10	S. No	Questions	Blooms Taxonomy Level	Course Outcome
c) Boundary scan Testing. 18 18 Explain fault models. Understand 9 19 Explain ATPG. Understand 9 20 a) Fault grading & fault Understand 9 20 b) simulation delay fault testing Understand 9 c) Statistical fault analysis. Understand 10 21 Discuss scan-based test techniques. Understand 10 22 Explain Ad-Hoc testing and chip level test techniques. Remember 10 23 Explain self-test techniques. Remember 10 24 b) TAP controller Understand 10 c) Observability Ocontrollability. 10 10 PART-C (ANALYTICAL QUESTIONS) 1 Draw the basic structure of parallel scan and explain how it reduces the long scan chains. Understand 10 2 Explain how an improved layout can reduces faults in CMOS circuits. Understand 10 3 Draw the state diagram of TAP controller and explain how it provides the control signals for test data and instruction register. Understand 10 4 A sequential circuit has 'n' inputs and 'm' stor	17	Analyze any TWO a) DFT b) BIST	Remember	9
19 Explain ATPG. Understand 9 20 a) Fault grading & fault Understand 9 20 a) Fault grading & fault testing Understand 9 21 Discuss scan-based test techniques. Understand 10 22 Explain Ad-Hoc testing and chip level test techniques. Remember 10 23 Explain self-test techniques. Remember 10 24 b) TAP controller Understand 10 c) Observability d) Controllability. 10 10 24 b) TAP controller Understand 10 c) Observability d) Controllability. 10 10 PART-C (ANALYTICAL QUESTIONS) 1 Draw the basic structure of parallel scan and explain how it reduces the long scan chains. 10 2 Explain how an improved layout can reduces faults in CMOS circuits. Understand 10 3 Draw the state diagram of TAP controller and explain how it provides the control signals for test data and instruction register. Understand 10 4 A sequential circuit has 'n' inputs and 'm' storage devices. To test this circuit how many test vectors are required? 10	18	c) Boundary scan Testing. Explain fault models.	Understand	9
Briefly explain a) Fault grading & fault b) simulation delay fault testing c) Statistical fault analysis.Understand921Discuss scan-based test techniques.Understand1022Explain Ad-Hoc testing and chip level test techniques.Remember1023Explain self-test techniques.Remember1024b) TAP controller c) Observability d) Controllability.Understand101Draw the basic structure of parallel scan and explain how it reduces the long scan chains.Understand92Explain nimproved layout can reduces faults in CMOS circuits.Understand103Draw the state diagram of TAP controller and explain how it provides the control signals for test data and instruction register.Understand104A sequential circuit has 'n' inputs and 'm' storage devices. To test this circuit how many test vectors are required?Understand105How IDDQ testing is used to test the bridge faults?Understand106What is ATPG? Explain a method of generation of test vector.Understand10	19	Explain ATPG.	Understand	9
21Discuss scan-based test techniques.Understand1022Explain Ad-Hoc testing and chip level test techniques.Remember1023Explain self-test techniques.Remember1024b) TAP controller c) Observability d) Controllability.Understand107PART-C (ANALYTICAL QUESTIONS)Understand101Draw the basic structure of parallel scan and explain how it reduces the long scan chains.Understand92Explain how an improved layout can reduces faults in CMOS circuits.Understand103Draw the state diagram of TAP controller and explain how it provides the control signals for test data and instruction register.Understand104A sequential circuit has 'n' inputs and 'm' storage devices. To test this circuit how many test vectors are required?Understand105How IDDQ testing is used to test the bridge faults?Understand106What is ATPG? Explain a method of generation of test vector.Understand10	20	Briefly explain a) Fault grading & fault b) simulation delay fault testing c) Statistical fault analysis.	Understand	9
22Explain Ad-Hoc testing and chip level test techniques.Remember1023Explain self-test techniques.Remember1024b) TAP controller c) Observability d) Controllability.Understand10 PART-C (ANALYTICAL QUESTIONS) Understand91Draw the basic structure of parallel scan and explain how it reduces the long scan chains.Understand92Explain how an improved layout can reduces faults in CMOS circuits.Understand103Draw the state diagram of TAP controller and explain how it provides the control signals for test data and instruction register.Understand104A sequential circuit has 'n' inputs and 'm' storage devices. To test this circuit how many test vectors are required?Understand105How IDDQ testing is used to test the bridge faults?Understand106What is ATPG? Explain a method of generation of test vector.Understand10	21	Discuss scan-based test techniques.	Understand	10
23 Explain self-test techniques. Remember 10 Explain a) BILBO Explain a) BILBO Understand 10 24 b) TAP controller c) Observability d) Controllability. Understand 10 PART-C (ANALYTICAL QUESTIONS) 1 Draw the basic structure of parallel scan and explain how it reduces the long scan chains. Understand 9 2 Explain how an improved layout can reduces faults in CMOS circuits. Understand 10 3 Draw the state diagram of TAP controller and explain how it provides the control signals for test data and instruction register. Understand 10 4 A sequential circuit has 'n' inputs and 'm' storage devices. To test this circuit how many test vectors are required? Understand 10 5 How IDDQ testing is used to test the bridge faults? Understand 10 6 What is ATPG? Explain a method of generation of test vector. Understand 10	22	Explain Ad-Hoc testing and chip level test techniques.	Remember	10
Explain a) BILBOUnderstand1024b) TAP controller c) Observability d) Controllability.Understand10PART-C (ANALYTICAL QUESTIONS)1Draw the basic structure of parallel scan and explain how it reduces the long scan chains.Understand92Explain how an improved layout can reduces faults in CMOS circuits.Understand103Draw the state diagram of TAP controller and explain how it provides the control signals for test data and instruction register.Understand104A sequential circuit has 'n' inputs and 'm' storage devices. To test this circuit how many test vectors are required?Understand105How IDDQ testing is used to test the bridge faults?Understand106What is ATPG? Explain a method of generation of test vector.Understand10	23	Explain self-test techniques.	Remember	10
PART-C (ANALYTICAL QUESTIONS) 1 Draw the basic structure of parallel scan and explain how it reduces the long scan chains. Understand 9 2 Explain how an improved layout can reduces faults in CMOS circuits. Understand 10 3 Draw the state diagram of TAP controller and explain how it provides the control signals for test data and instruction register. Understand 10 4 A sequential circuit has 'n' inputs and 'm' storage devices. To test this circuit how many test vectors are required? Understand 10 5 How IDDQ testing is used to test the bridge faults? Understand 10 6 What is ATPG? Explain a method of generation of test vector. Understand 10	24	Explain a) BILBO b) TAP controller c) Observability d) Controllability.	Understand	10
1Draw the basic structure of parallel scan and explain how it reduces the long scan chains.Understand92Explain how an improved layout can reduces faults in CMOS circuits.Understand103Draw the state diagram of TAP controller and explain how it provides the control signals for test data and instruction register.Understand104A sequential circuit has 'n' inputs and 'm' storage devices. To test this circuit how many test vectors are required?Understand105How IDDQ testing is used to test the bridge faults?Understand106What is ATPG? Explain a method of generation of test vector.Understand10	PART	-C (ANALYTICAL QUESTIONS)		
2Explain how an improved layout can reduces faults in CMOS circuits.Understand103Draw the state diagram of TAP controller and explain how it provides the control signals for test data and instruction register.Understand104A sequential circuit has 'n' inputs and 'm' storage devices. To test this circuit how many test vectors are required?Understand105How IDDQ testing is used to test the bridge faults?Understand106What is ATPG? Explain a method of generation of test vector.Understand10	1	Draw the basic structure of parallel scan and explain how it reduces the long scan chains.	Understand	9
3Draw the state diagram of TAP controller and explain how it provides the control signals for test data and instruction register.Understand104A sequential circuit has 'n' inputs and 'm' storage devices. To test this circuit how many test vectors are required?Understand105How IDDQ testing is used to test the bridge faults?Understand106What is ATPG? Explain a method of generation of test vector.Understand10	2	Explain how an improved layout can reduces faults in CMOS circuits.	Understand	10
4A sequential circuit has 'n' inputs and 'm' storage devices. To test this circuit how many test vectors are required?Understand105How IDDQ testing is used to test the bridge faults?Understand106What is ATPG? Explain a method of generation of test vector.Understand10	3	Draw the state diagram of TAP controller and explain how it provides the control signals for test data and instruction register.	Understand	10
5How IDDQ testing is used to test the bridge faults?Understand106What is ATPG? Explain a method of generation of test vector.Understand10	4	A sequential circuit has 'n' inputs and 'm' storage devices. To test this circuit how many test vectors are required?	Understand	10
6 What is ATPG? Explain a method of generation of test vector. Understand 10	5	How IDDQ testing is used to test the bridge faults?	Understand	10
	6	What is ATPG? Explain a method of generation of test vector.	Understand	10

Prepared by

: Dr. V. Vijay, Professor, ECE,

"TON

- Mr. D Khalandar Basha, Assistant Professor, ECE
- Ms. U. Dhanalakshmi, Assistant Professor, ECE : 11th Dec, 2017

Date

HEAD OF THE DEPARTMENT,

ELECTRONICS AND COMMUNICATION ENGINEERING.